ATBECHDEDKESFRGBGRITLILUNLSEMCPTIESILTLVFIROMKCYALTRBGCZEEHUPLSK..HRIS..MTNORS..SM..................JBDM Ver 0.1.67 (18 Oct 2017) - 2999001/02927777CORRECTED EUROPEAN PATENT SPECIFICATIONB8B120190925W173deBibliographieenBibliographyfrBibliographieEP15154436.8201502102016083020170629enenen201461973988 P20140402US20151460256220150122US2019092520193920151007201541201908142019332019031120190925201939G11C 7/10 20060101AFI20190123BHEP G06F 1/10 20060101ALI20190123BHEP G11C 7/22 20060101ALI20190123BHEP deTaktverteilungsnetzwerkenClock tree circuitfrCircuit d'arborescence d'horlogeEP-A1- 0 897 145EP-A2- 0 646 854US-A1- 2005 057 286US-A1- 2008 031 057US-A1- 2008 115 004US-A1- 2008 137 471US-A1- 2010 188 130US-A1- 2012 155 206US-A1- 2013 049 827US-A1- 2013 314 138US-B1- 6 262 614US-B1- 7 176 714NITIN NIGAM ET AL: "A COMPARATIVE STUDY OF CLOCK DISTRIBUTION APPROACHES FOR WSI", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON WAFER SCALE INTEGRATION SAN FRANCISCO, JAN. 20 - 22, 1993; [PROCEEDINGS OF THE ANNUAL INTERNATIONAL CONFERENCE ON WAFER SCALE INTEGRATION (FROM 1996 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INNOVAT, vol. CONF. 5, 20 January 1993 (1993-01-20) , pages 243-251, XP000384857,BOYAN SEMERDJIEV ET AL: "Optimal Crosstalk Shielding Insertion along On-Chip Interconnect Trees", 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, 6 January 2007 (2007-01-06), pages 289-294, XP055382036, ISSN: 1063-9667, DOI: 10.1109/VLSID.2007.122Gagan Kansal ET AL: "Decreasing parasitic capacitance in IC layouts", , 4 January 2014 (2014-01-04), XP055423096, Retrieved from the Internet: URL:https://www.edn.com/design/analog/4426 479/Decreasing-parasitic-capacitance-in-IC -layouts [retrieved on 2017-11-09]Khosrow Golshan: "Physical Design Essentials : An ASIC Design Implementation" In: "Springer", 14 March 2007 (2007-03-14), XP055426369, page 167,J Bhasker ET AL: "Static Timing Analysis for Nanometer Designs : A Practical Approach" In: "Static Timing Analysis for Nanometer Designs : A Practical Approach", 17 April 2009 (2009-04-17), Springer, XP055423193, page 174,Whitson G. Waldo: "Program Management for System on Chip Platforms: New Product Introduction of Hardware and Software" In: "Program Management for System on Chip Platforms: New Product Introduction of Hardware and Software", 1 September 2010 (2010-09-01), Inkwater Press, XP055423210, page 115,CHIANG, Chen-FengNo. 28, Zhongyangzi, Xingang Township616 Chiayi CountyTWCHEN, Kai-HsinNo. 76, Zhuzhong Rd., Changhua City500 Changhua CountyTWLIOU, Ming-shiNo. 213, Liaoning St., zhongshan Dist.104 Taipei CityTWYAO, Chih-Tsung7F., No. 122, Jiaqin S. Rd., Zhubei City302 Hsinchu CountyTWMediaTek Inc.101833227M12073EPNo. 1, Dusing 1st Rd., Hsinchu Science Park,Hsinchu City 30078TWGoddar, Heinz J.100002032Boehmert & Boehmert Anwaltspartnerschaft mbB Pettenkoferstrasse 2280336 MünchenDEALATBEBGCHCYCZDEDKEEESFIFRGBGRHRHUIEISITLILTLULVMCMKMTNLNOPLPTRORSSESISKSMTR20160323201612