



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
07.09.2016 Bulletin 2016/36

(51) Int Cl.:
H01L 25/10 ^(2006.01) **H01L 25/16** ^(2006.01)
H01L 25/065 ^(2006.01)

(21) Application number: **16153542.2**

(22) Date of filing: **31.01.2016**

(84) Designated Contracting States:
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR**
Designated Extension States:
BA ME
Designated Validation States:
MA MD

(72) Inventors:
• **LIN, Tzu-Hung**
302 Zhubei City, Hsinchu County (TW)
• **PENG, I-Hsuan**
300 Hsinchu City (TW)

(74) Representative: **Goddard, Heinz J.**
Boehmert & Boehmert
Anwaltpartnerschaft mbB
Patentanwlte Rechtsanwälte
Pettenkoferstrasse 20-22
80336 Mnchen (DE)

(30) Priority: **06.03.2015 US 201562129099 P**
31.12.2015 US 201514986207

(71) Applicant: **MediaTek, Inc**
Hsin-Chu 300 (TW)

(54) **SEMICONDUCTOR PACKAGE ASSEMBLY**

(57) The invention provides a semiconductor package assembly. The semiconductor package assembly includes a first semiconductor package (500a) including a first semiconductor die (302). A first molding compound (350) surrounds the first semiconductor die. A first redistribution layer (RDL) structure (308) is disposed on a bot-

tom surface of the first molding compound. The first semiconductor die is coupled to the first RDL structure. A second redistribution layer (RDL) structure (328) is disposed on a top surface of the first molding compound. A passive device (330) is coupled to the second RDL structure.




FIG. 1A

Description

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 62/129,099 filed on March 6, 2015, the entirety of which is incorporated by reference herein.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates to a semiconductor package assembly, and in particular to a semiconductor package assembly with a passive device.

Description of the Related Art

[0003] In order to ensure miniaturization and multifunctionality of electronic products and communication devices, it is desired that semiconductor packages be small in size, to support multi-pin connection, high speeds, and high functionality. A conventional semiconductor package usually places passive devices on a printed circuit board (PCB). However, the PCB is required to provide additional area for the passive devices mounted thereon. It is hard to reduce the package size.

[0004] Thus, a novel semiconductor package assembly is desirable.

BRIEF SUMMARY OF THE INVENTION

[0005] A semiconductor package assembly is provided. An exemplary embodiment of a semiconductor package assembly includes first semiconductor package. The first semiconductor package includes a first semiconductor die. A first molding compound surrounds the first semiconductor die. A first redistribution layer (RDL) structure is disposed on a bottom surface of the first molding compound. The first semiconductor die is coupled to the first RDL structure. A second redistribution layer (RDL) structure is disposed on a top surface of the first molding compound. A passive device is coupled to the second RDL structure. This embodiment may include the following additional features which can be provided alternatively or in any combination thereof.

[0006] The first semiconductor package may comprise: first conductive structures disposed on a first surface of the first RDL structure away from the first semiconductor die, wherein the first conductive structures are coupled to the first RDL structure.

[0007] The passive device may be disposed on a first surface of the second RDL structure away from the first semiconductor die.

[0008] The passive device may be free from being covered by the first molding compound.

[0009] The second RDL structure may be coupled to

the first RDL structure by first vias passing through the first molding compound between the first RDL structure and the second RDL structure.

[0010] The first semiconductor die may be surrounded by the first vias.

[0011] Two terminals of each of the first vias can be close to a second surface of the first RDL structure and a second surface of the second RDL structure, and wherein the second surface of the first RDL structure and the second surface of the second RDL structure are close to the first semiconductor die.

[0012] The semiconductor package assembly may further comprise: a second semiconductor package stacked on the first semiconductor package, comprising: a third redistribution layer (RDL) structure; a second semiconductor die coupled to the second RDL structure; and a second molding compound surrounding the second semiconductor die, being in contact with the third RDL structure and the second semiconductor die.

[0013] The second RDL structure may be disposed between the first RDL structure and the third RDL structure.

[0014] The second semiconductor package may comprise: second conductive structures disposed on a surface of the third RDL structure, which is away from the second semiconductor die, wherein the second conductive structures are coupled to the third RDL structure.

[0015] The passive device may be surrounded by the second conductive structures.

[0016] The passive device may be free from contact with the second semiconductor package and the first molding compound.

[0017] The second semiconductor package may be coupled to the first RDL structure by the second RDL structure and the first vias.

[0018] The first semiconductor die may be a system-on-chip (SOC) die, and the second semiconductor die may be a dynamic random access memory (DRAM) die.

[0019] The first semiconductor package may be a system-on-chip (SOC) package, and the second semiconductor package may be a DRAM package.

[0020] Another exemplary embodiment of a semiconductor package assembly includes a first semiconductor package. The first semiconductor package includes a first redistribution layer (RDL). A second redistribution layer (RDL) structure is disposed on the first RDL structure. A first molding compound has two opposite surfaces in contact with the first RDL structure and the second RDL structure, respectively. First vias pass through the first molding compound between the first RDL structure and the second RDL structure. A passive device is in contact with the second RDL structure and free from contact with the first molding compound. This embodiment may include the following additional features which can be provided alternatively or in any combination thereof.

[0021] The semiconductor package assembly may further comprise: a system-on-chip (SOC) die coupled to the first RDL structure and surrounded by the first molding compound and the first vias.

[0022] The system-on-chip (SOC) die may be coupled to a surface of the first RDL structure, which is close to the system-on-chip (SOC) die.

[0023] The passive device may be in contact with a surface of the second RDL structure, which is away from the system-on-chip (SOC) die.

[0024] The first semiconductor package may further comprise: first conductive structures disposed on a surface of the first RDL structure, which is away from the system-on-chip (SOC) die, wherein the first conductive structures are coupled to the first RDL structure.

[0025] The first vias may be coupled to the first RDL structure and the second RDL structure.

[0026] The semiconductor package assembly may further comprise: a second semiconductor package stacked on the first semiconductor package, comprising: a third redistribution layer (RDL) structure; a dynamic random access memory (DRAM) die coupled to the second RDL structure; a second molding compound surrounding the DRAM die, being in contact with the third RDL structure and the DRAM die; and second conductive structures disposed on a surface of the third RDL structure, which is away from the DRAM die, wherein the second conductive structures are coupled to the third RDL structure.

[0027] The second RDL structure may be disposed between the first RDL structure and the third RDL structure.

[0028] The passive device may be surrounded by the second conductive structures and free from contact with the second semiconductor package.

[0029] Yet another exemplary embodiment of a semiconductor package assembly includes a first semiconductor package. The first semiconductor package includes a first molding compound having two opposite surfaces. A first redistribution layer (RDL) and a second redistribution layer (RDL) structure are disposed on the two opposite surfaces, respectively. First conductive structures are in contact with the first RDL structure. Also, the first conductive structures are free from contact with the first molding compound. A passive device is in contact with the second RDL structure and free from contact with the first molding compound. This embodiment may include the following additional features which can be provided alternatively or in any combination thereof.

[0030] The semiconductor package assembly may further comprise: a system-on-chip (SOC) die being coupled to the first RDL structure and surrounded by the first molding compound and first vias, wherein the first vias pass through the first molding compound between the first RDL structure and the second RDL structure.

[0031] The first vias may be coupled to the first RDL structure and the second RDL structure.

[0032] The semiconductor package assembly may further comprise: a second semiconductor package stacked on the first semiconductor package, comprising: a third redistribution layer (RDL) structure; a dynamic random access memory (DRAM) die coupled to the second RDL structure; a second molding compound surrounding the DRAM die, being in contact with the third RDL structure

and the DRAM die; and second conductive structures disposed on a surface of the third RDL structure, which is away from the DRAM die, wherein the second conductive structures are coupled to the third RDL structure.

[0033] The second RDL structure may be disposed between the first RDL structure and the third RDL structure.

[0034] The passive devices may be surrounded by the second conductive structures and is free from contact with the second semiconductor package.

[0035] A detailed description is given in the following embodiments with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0036] The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:

FIG. 1A is a cross-sectional view of a semiconductor package assembly including a semiconductor package in accordance with some embodiments of the disclosure;

FIG. 1B is a top view of FIG. 1A, showing the arrangement of a semiconductor die and passive devices of the semiconductor package; and

FIG. 2 is a cross-sectional view of a semiconductor package assembly including a semiconductor package and another semiconductor package stacked thereon in accordance with some embodiments of the disclosure.

DETAILED DESCRIPTION OF THE INVENTION

[0037] The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is determined by reference to the appended claims.

[0038] The present invention will be described with respect to particular embodiments and with reference to certain drawings, but the invention is not limited thereto and is only limited by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated for illustrative purposes and not drawn to scale. The dimensions and the relative dimensions do not correspond to actual dimensions in the practice of the invention.

[0039] FIG. 1A is a cross-sectional view of a semiconductor package assembly 500a including a semiconductor package in accordance with some embodiments of the disclosure. In some embodiments, the semiconductor package assembly 500a is a package-on-package (POP) semiconductor package assembly or a system-in-package (SIP) semiconductor package assembly. FIG. 1B is a top view of FIG. 1A, showing the arrangement

of a semiconductor die 302 and passive devices 330 of the semiconductor package assembly 500a. For clearly showing the arrangement of a substrate, the semiconductor die 302 and the passive devices 330 of the semiconductor package assembly 500a, a redistribution layer (RDL) structure under the passive devices 330 of the semiconductor package assembly 500a are not shown in FIG. 1B. Elements of the embodiments hereinafter that are the same or similar as those previously described with reference to FIG. 1B, are not repeated for brevity.

[0040] As shown in FIG. 1A, the semiconductor package assembly 500a includes at least one wafer-level semiconductor package mounted on a base 200. In this embodiment, the wafer-level semiconductor package includes a semiconductor package 300.

[0041] As shown in FIG. 1A, the base 200, for example a printed circuit board (PCB), may be formed of polypropylene (PP). It should also be noted that the base 200 can be a single layer or a multilayer structure. A plurality of pads (not shown) and/or conductive traces (not shown) is disposed on a die-attach surface 202 of the base 200. In one embodiment, the conductive traces may comprise power segments, signal trace segments or ground trace segments, which are used for the input/output (I/O) connections of the semiconductor package 300. Also, the semiconductor package 300 is mounted directly on the conductive traces. In some other embodiments, the pads are disposed on the die-attach surface 202, connected to different terminals of the conductive traces. The pads are used for the semiconductor package 300 mounted directly thereon.

[0042] As shown in FIG. 1A, the semiconductor package 300 is mounted on the die-attach surface 202 of the base 200 by a bonding process. The semiconductor package 300 is mounted on the base 200 through the conductive structures 320. The semiconductor package 300 includes a semiconductor die 302 and two redistribution layer (RDL) structures 308 and 328. The semiconductor die 302, for example, may include a logic die including a central processing unit (CPU), a graphics processing unit (GPU), a dynamic random access memory (DRAM) controller or any combination thereof. In another embodiment, the semiconductor die 302 may be a system on chip (SOC) chip and therefore the semiconductor package 300 includes a SOC chip package. Embodiments of the disclosure are not limited thereto. In some embodiments, the semiconductor package 300 may include an analog processing device package, a digital processing device package, or another suitable semiconductor package.

[0043] As shown in FIG. 1A, the semiconductor die 302 is fabricated by flip-chip technology. Pads 304 of the semiconductor die 302 are disposed on the front surface 302b to be electrically connected to the circuitry (not shown) of the semiconductor die 302. In some embodiments, the pads 304 belong to the uppermost metal layer of the interconnection structure (not shown) of the semiconductor die 302. The pads 304 of the semiconductor die 302 are

in contact with the corresponding conductive structures 306, for example, conductive bumps. It should be noted that the number of semiconductor dies 302 integrated in the semiconductor package assembly 500a is not limited to that disclosed in the embodiment.

[0044] As shown in FIG. 1A, the semiconductor package 300 further includes a molding compound 350 covering and surrounding the semiconductor die 302. The molding compound 350 is in contact with the semiconductor die 302. The molding compound 350 has opposite surfaces 352 and 354 respectively close to the front surface 302b and the back surface 302a of the semiconductor die 302. The molding compound 350 may also cover a back surface 302a of the semiconductor die 302. In some embodiments, the molding compound 350 may be formed of a nonconductive material, such as an epoxy, a resin, a moldable polymer, or the like. The molding compound 350 may be applied while substantially liquid, and then may be cured through a chemical reaction, such as in an epoxy or resin. In some other embodiments, the molding compound 350 may be an ultraviolet (UV) or thermally cured polymer applied as a gel or malleable solid capable of being disposed around the semiconductor die 302, and then may be cured through a UV or thermal curing process. The molding compound 350 may be cured with a mold (not shown).

[0045] As shown in FIG. 1A, the semiconductor package 300 further includes two redistribution layer (RDL) structures 308 and 328 disposed over the front surface 302b and the back surface 302a of the semiconductor die 302. The RDL structure 308 is disposed on the surface 352 of the molding compound 350. The semiconductor die 302 of the semiconductor package 300 is connected to a surface 310 of the RDL structure 308 through conductive structures 306, for example, conductive bumps or solder pastes. The RDL structure 308 may be in contact with the molding compound 350. In some embodiments, the RDL structure 308 may have one or more conductive traces 314 disposed in one or more inter-metal dielectric (IMD) layers 318. Pad portions of the conductive traces 314 are exposed to openings of the solder mask layer 312. However, it should be noted that the number of conductive traces 314 and the number of IMD layers 318 shown in FIG. 1A is only an example and is not a limitation to the present invention.

[0046] As shown in FIG. 1A, the semiconductor package 300 further includes conductive structures 320 disposed on a surface 312 of the RDL structure 308 away from the semiconductor die 302. The conductive structures 320 are coupled to the conductive traces 314 through the exposed to openings of the solder mask layer 312. Also, the conductive structures 320 are separated from the molding compound 350 through the RDL structure 308. In other words, the conductive structures 320 are free from contact with the molding compound 350. In some embodiments, the conductive structures 320 may comprise a conductive bump structure such as a copper bump or a solder bump structure, a conductive

pillar structure, a conductive wire structure, or a conductive paste structure.

[0047] As shown in FIG. 1A, the RDL structure 328 is disposed on the molding compound 350. A surface 324 of the RDL structure 328, which is close to the semiconductor die 302, is in contact with the opposite surface 354 of the molding compound 350. Similarly to the RDL structure 308, the RDL structure 328 may have one or more conductive traces 336 disposed in one or more inter-metal dielectric (IMD) layers 334. Pad portions of the conductive traces 336 are exposed to openings of one of the IMD layers 334, which is away from the opposite surface 354 of the molding compound 350. However, it should be noted that the number of conductive traces 336 and the number of IMD layers 328 shown in FIG. 1A is only an example and is not a limitation to the present invention.

[0048] As shown in FIG. 1A, the RDL structure 328 is coupled to the RDL structure 308 by vias 322 passing through the molding compound 350 between the RDL structure 308 and the RDL structure 328. The semiconductor die 302 is surrounded by the vias 322. Two terminals of each of the vias 322 are respectively close to the surface 310 of the RDL structure 308 and the surface 324 of the RDL structure 328. Also, the surface 310 of the RDL structure 308 and the surface 324 of the RDL structure 328 are close to the semiconductor die 302, respectively. In some embodiments, the vias 322 may comprise through package vias (TPVs) formed of copper.

[0049] As shown in FIG. 1A, the semiconductor package 300 further includes one or more passive devices 330 mounted on and coupled to the RDL structure 328. The passive device 330 has two pads 332 in contact with a surface 326 of the RDL structure 328, which is away from the semiconductor die 302. It should be noted that the passive device 330 is free from being covered by the molding compound 350. Also, the passive device 330 is free from contact with the molding compound 350. In some embodiments, the passive device 330 may comprise a passive device chip, a multilayer ceramic chip capacitor (MLCC) device, etc.

[0050] FIG. 1B illustrates the arrangement of the semiconductor die 302 and the passive devices 330 of the semiconductor package 300. Because the RDL structure 328 (FIG. 1A), which is positioned directly on the top surface of the molding compound 350, has a redistribution (redirect) function to provide for the passive devices 330 mounted thereon. The passive devices 330 can be arranged within a boundary of the molding compound 350 in a top view as shown in FIG. 1B. Therefore, the passive device 330 can be coupled to the semiconductor die 302 without by external conductive structures, which are disposed outside of the semiconductor package 300 (e.g. the pads and/or conductive traces of the base 200) as shown in FIG. 1A.

[0051] FIG. 2 is a cross-sectional view of a semiconductor package assembly 500b including a semiconductor package 300 and a dynamic random access memory

(DRAM) package 400 stacked thereon in accordance with some embodiments of the disclosure. To illustrate embodiments of the present disclosure, a DRAM package is depicted herein as an example. However, embodiments of the present disclosure are not limited to any particular application. Elements of the embodiments hereinafter that are the same or similar as those previously described with reference to FIGS. 1A-1B, are not repeated for brevity.

[0052] As shown in FIG. 2, one of the differences between the semiconductor package assembly 500a shown in FIG. 1A and the semiconductor package assembly 500b is that the semiconductor package assembly 500b further comprises a semiconductor package stacked on the semiconductor package 300 by a bonding process. In this embodiment, the semiconductor package includes a memory package, for example, a dynamic random access memory (DRAM) package 400. Embodiments of the disclosure are not limited thereto. In some embodiments, the semiconductor package stacked on the semiconductor package 300 may include an analog processing device package, a digital processing device package, or another suitable semiconductor package. The DRAM package 400 is mounted on the semiconductor package 300 through conductive structures 428. The DRAM package 400 is coupled to the RDL structure 308 of the by the RDL structure 328 and the vias 322 of the semiconductor package 300.

[0053] As shown in FIG. 2, the DRAM package 400 comprises a redistribution layer (RDL) structure 418, at least one semiconductor die (e.g. two semiconductor dies 402 and 404) and a molding compound 412. Because the DRAM package 400 is stacked on the semiconductor package 300, the RDL structure 328 is positioned between the RDL structure 308 and 418. The RDL structure 418 has opposite surface 420 and 422. The surface 420 is provide for semiconductor dies mounted thereon, and the surface 422 is provide for the conductive structures 428 attached thereon. Similarly to the RDL structure 308 and 328, the RDL structure 418 may have one or more conductive traces 426 disposed in one or more inter-metal dielectric (IMD) layers 424. Pad portions of the conductive traces 426 are exposed to openings of a solder mask layer 427. However, it should be noted that the number of conductive traces 426 and the number of IMD layers 424 shown in FIG. 2 is only an example and is not a limitation to the present invention.

[0054] In this embodiment as shown in FIG. 2, the semiconductor dies 402 and 404 are DRAM dies, respectively. The DRAM die 402 is mounted on the surface 420 of the RDL structure 418 with a paste (not shown). Also, the DRAM die 404 is stacked on the DRAM die 402 with a paste (not shown). The DRAM dies 402 and 404 may be coupled to the RDL structure 418 by bonding wires, for example bonding wires 414 and 416. However, the number of stacked DRAM dies is not limited to the disclosed embodiment. Alternatively, the two DRAM dies 402 and 404 as shown in FIG. 2 can be arranged side

by side. Therefore, the DRAM dies 402 and 404 are mounted on the surface 420 of the RDL structure 418 by a paste (not shown).

[0055] As shown in FIG. 2, the molding compound 412 surrounds the DRAM dies 402 and 404. Also, the molding compound 412 is in contact with the surface 420 of the RDL structure 412 and the DRAM dies 402 and 404. Like molding compound 350, molding compound 412 may be formed of a nonconductive material, such as an epoxy, a resin, a moldable polymer, or the like.

[0056] As shown in FIG. 2, the DRAM package 400 further includes conductive structures 428 disposed on the surface 422 of the RDL structure 418, which is away from the DRAM dies 402 and 404. The conductive structures 428 are formed through the openings of the solder mask layer 427 to couple to the conductive traces 424. Also, the conductive structures 428 are separated from the molding compound 412 through the RDL structure 418. In other words, the conductive structures 428 are free from contact with the molding compound 418. It should be noted that the passive device 330 between the RDL structures 328 and 418 is surrounded by the conductive structures 428. Also, the passive device 330 is free from contact with the DRAM package 400. Like the conductive structures 320, the conductive structures 428 may comprise a conductive bump structure such as a copper bump or a solder bump structure, a conductive pillar structure, a conductive wire structure, or a conductive paste structure.

[0057] Many variations and/or modifications can be made to embodiments of the disclosure. For example, the semiconductor package assembly 500b is not limited to include a SOC chip package and a memory package vertically stacked on the SOC chip package. In some embodiments, the semiconductor package assembly 500b may include two stacked packages which are selected from a SOC chip package, a memory package, an analog processing package, a digital processing package, and other suitable semiconductor packages. For example, the semiconductor package 300 shown in FIG. 2 may be an analog processing package, and the DRAM package 400 shown in FIG. 2 may be replaced with a digital processing package.

[0058] Embodiments provide a semiconductor package assembly. The semiconductor package assembly includes at least one semiconductor package, for example, a system on chip (SOC) package. The semiconductor package includes a semiconductor die, a molding compound surrounds the semiconductor die, a top RDL structure and a bottom RDL structure. The top and bottom RDL structures are in contact with the top and bottom surfaces of the molding compound, respectively. The SOC package further includes a passive device coupled to the RDL structure, which is disposed on the top surface of the molding compound. Alternatively, the semiconductor package assembly further includes another semiconductor package, for example, a dynamic random access memory (DRAM) package, vertically stacked thereon. It

should be noted that passive device disposed on the top RDL structure is free from contact with the molding compound of the semiconductor package and the other semiconductor package.

[0059] The semiconductor package assembly in accordance with some embodiments of the disclosure has the following advantages. The RDL structure, which is positioned directly on the bottom surface of the molding compound, has a redistribution (redirect) function to provide for the semiconductor die mounted thereon. Also, the RDL structure, which is positioned directly on the top surface of the molding compound, has a redistribution (redirect) function to provide for the passive device mounted thereon. Also, the vias, which pass through the molding compound and connect to the two RDL structures, may serve as internal conductive structures of the semiconductor package. Therefore, the passive device can be coupled to the semiconductor die without external conductive structures which are disposed outside of the semiconductor package (e.g. the pads and/or conductive traces of the base). The signal integrity/power integrity (SI/PI) performance of the semiconductor package assembly can be improved due to the shortened RDL routing path. The area of the base can be reduced further. Also, the semiconductor package assembly further includes an RDL structure, which is positioned directly on the top surface of the molding compound, and may provide integration flexibility, such as device insertion and thermal solution. Furthermore, the two RDL structures fabricated using a similar process may provide comparable process capability in the semiconductor package assembly.

[0060] While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims

1. A semiconductor package assembly, comprising:
 - a first semiconductor package (300), comprising:
 - a first semiconductor die (302);
 - a first molding compound (350) surrounding the first semiconductor die;
 - a first redistribution layer (RDL) structure (308) disposed on a bottom surface of the first molding compound (350), wherein the first semiconductor die (302) is coupled to the first RDL structure (308);

- a second redistribution layer (RDL) structure (328) disposed on a top surface of the first molding compound (350); and
a passive device (330) coupled to the second RDL structure (328).
2. The semiconductor package assembly as claimed in claim 1, wherein the first semiconductor package comprises:
- first conductive structures (320) disposed on a first surface of the first RDL structure (308) opposite from the first semiconductor die, wherein the first conductive structures (320) are coupled to the first RDL structure (308).
3. The semiconductor package assembly as claimed in claim 1 or 2, wherein the passive device (330) is disposed on a first surface of the second RDL structure (328) opposite from the first semiconductor die.
4. The semiconductor package assembly as claimed in one of the preceding claims, wherein the passive device (330) is free from contact with the first molding compound.
5. The semiconductor package assembly as claimed in one of the preceding claims, wherein the second RDL structure (328) is coupled to the first RDL structure (308) by first vias (332) passing through the first molding compound (350) between the first RDL structure (308) and the second RDL structure (328).
6. The semiconductor package assembly as claimed in claim 5, wherein the first semiconductor die (302) is surrounded by the first vias (332).
7. The semiconductor package assembly as claimed in claim 5 or 6, wherein two terminals of each of the first vias are respectively close to a second surface of the first RDL structure and a second surface of the second RDL structure, and wherein the second surface of the first RDL structure and the second surface of the second RDL structure are close to the first semiconductor die.
8. The semiconductor package assembly as claimed in one of the preceding claims, further comprising:
- a second semiconductor package stacked on the first semiconductor package, comprising:
- a third redistribution layer (RDL) structure;
a second semiconductor die coupled to the second RDL structure; and
a second molding compound surrounding the second semiconductor die, being in contact with the third RDL structure and the second semiconductor die.
9. The semiconductor package assembly as claimed in claim 8, wherein the second RDL structure is disposed between the first RDL structure and the third RDL structure.
10. The semiconductor package assembly as claimed in claim 8, wherein the second semiconductor package comprises:
- second conductive structures disposed on a surface of the third RDL structure, which is away from the second semiconductor die, wherein the second conductive structures are coupled to the third RDL structure.
11. The semiconductor package assembly as claimed in claim 10, wherein the passive device is surrounded by the second conductive structures.
12. The semiconductor package assembly as claimed in one of claims 8 to 11, wherein the passive device is free from contact with the second semiconductor package and the first molding compound.
13. The semiconductor package assembly as claimed in one of claims 8 to 12 and 5 to 7, wherein the second semiconductor package is coupled to the first RDL structure by the second RDL structure and the first vias.
14. The semiconductor package assembly as claimed in one of claims 8 to 13, wherein the first semiconductor die is a system-on-chip (SOC) die, and the second semiconductor die is a dynamic random access memory (DRAM) die; and/or wherein the first semiconductor package is a system-on-chip (SOC) package, and the second semiconductor package is a DRAM package.
15. The semiconductor package assembly as claimed in one of the preceding claims, further comprising:
- first conductive structures (320) in contact with the first RDL structure (308) and free from contact with the first molding compound (350).




FIG. 1A




FIG. 1B




FIG. 2



EUROPEAN SEARCH REPORT

 Application Number
 EP 16 15 3542

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	KR 2010 0030151 A (SAMSUNG ELECTRO MECH [KR]) 18 March 2010 (2010-03-18) * paragraphs [0016] - [0025]; figure 4 *	1-7,15	INV. H01L25/10 H01L25/16
X	US 2007/246813 A1 (ONG YOU YANG [SG] ET AL) 25 October 2007 (2007-10-25) * paragraphs [0039], [0042]; figures 1,2,4 *	1-3, 5-10, 13-15	ADD. H01L25/065
X	US 2014/077364 A1 (MARIMUTHU PANDI C [SG] ET AL) 20 March 2014 (2014-03-20) * paragraphs [0036], [0037], [0052], [0080], [0082]; figures 4k,8b *	1-15	
X	US 2014/042638 A1 (LIU HUNG-WEN [TW] ET AL) 13 February 2014 (2014-02-13) * paragraphs [0043], [0036]; figures 3,4 *	1-7,15	
A	US 2014/252544 A1 (LI YUE [US] ET AL) 11 September 2014 (2014-09-11) * paragraphs [0064], [0065]; figures 9,10 *	11	TECHNICAL FIELDS SEARCHED (IPC) H01L H05K
A	US 2008/186690 A1 (MIETTINEN JANI [FI] ET AL) 7 August 2008 (2008-08-07) * paragraph [0072]; figure 3 *	11	
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 23 June 2016	Examiner Manook, Rhoda
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P04C01)



Application Number

EP 16 15 3542

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing claims for which payment was due.

☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for those claims for which no payment was due and for those claims for which claims fees have been paid, namely claim(s):

☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for those claims for which no payment was due.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

☒ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.

☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.

☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:

☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:

☐ The present supplementary European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims (Rule 164 (1) EPC).



LACK OF UNITY OF INVENTION **SHEET B**

Application Number

EP 16 15 3542

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. claims: 1-7, 15

The common concept between the subject-matter of independent claim 1 is already known (see the attached reasoning) in view of document KR20100030151 (D1) and cannot therefore serve as a common concept (Rule 44(2) EPC) between the claims dependent upon this.

Group I: Claims 1-7 and 15 (c.f. claim 2)

Re. cl. 2 the surplus technical feature with respect to the known claim 1 is that the first semiconductor package also comprises: first conductive structures (42) disposed on a first surface of the first RDL structure (30) opposite from the first semiconductor die, wherein the first conductive structures (42) are coupled to the first RDL structure (30). As all of the features of claim 2 are known from D1 its subject matter therefore cannot form special technical features within the meaning of Rule 44(1) EPC.

Although the surplus technical features of the dependent claims 3-7 and 15 are not the same, they could be searched without any additional effort and thus they form the basis of the 1st searched invention.

2. claims: 8-14

Group II: Claims 8-14

Re. cl. 8 the surplus technical feature with respect to the known claim 1 is a second semiconductor package stacked on the first semiconductor package, comprising: a third redistribution layer (RDL) structure; a second semiconductor die coupled to the second RDL structure; and a second molding compound surrounding the second semiconductor die, being in contact with the third RDL structure and the second semiconductor die.

The problem to be solved by claim 8 is how to define the package assembly such that it facilitates higher integration density, whilst maintaining the same footprint.

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 16 15 3542

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

23-06-2016

10

15

20

25

30

35

40

45

50

55

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 20100030151 A	18-03-2010	NONE	
US 2007246813 A1	25-10-2007	NONE	
US 2014077364 A1	20-03-2014	CN 103681368 A SG 2013050265 A TW 201411746 A US 2014077364 A1	26-03-2014 28-04-2014 16-03-2014 20-03-2014
US 2014042638 A1	13-02-2014	CN 103594418 A TW 201407724 A US 2014042638 A1	19-02-2014 16-02-2014 13-02-2014
US 2014252544 A1	11-09-2014	NONE	
US 2008186690 A1	07-08-2008	US 2008186690 A1 WO 2008096197 A1	07-08-2008 14-08-2008

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 62129099 A [0001]