



(11) **EP 3 371 822 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:

01.03.2023 Bulletin 2023/09

(21) Application number: **16862589.5**

(22) Date of filing: **07.11.2016**

(51) International Patent Classification (IPC):

H01L 29/778 ^(2006.01) **H01L 29/40** ^(2006.01)
H01L 29/45 ^(2006.01) **H01L 29/417** ^(2006.01)
H01L 29/16 ^(2006.01) **H01L 29/51** ^(2006.01)
H01L 29/786 ^(2006.01) **H01L 51/00** ^(2006.01)
H01L 51/05 ^(2006.01)

(52) Cooperative Patent Classification (CPC):

H01L 29/1606; H01L 29/401; H01L 29/41725;
H01L 29/45; H01L 29/66045; H01L 29/778;
H01L 51/0048; H01L 51/0558; H01L 29/41733;
H01L 29/517; H01L 29/66742; H01L 29/78684

(86) International application number:

PCT/US2016/000095

(87) International publication number:

WO 2017/078750 (11.05.2017 Gazette 2017/19)

(54) **GRAPHENE FET WITH GRAPHITIC INTERFACE LAYER AT CONTACTS**

GRAPHEN-FET MIT GRAPHITISCHER ZWISCHENSCHICHT AN DEN KONTAKTEN

FET AU GRAPHÈNE AVEC COUCHE D'INTERFACE GRAPHITIQUE AUX CONTACTS

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR

(30) Priority: **05.11.2015 US 201514933872**

(43) Date of publication of application:

12.09.2018 Bulletin 2018/37

(73) Proprietor: **Texas Instruments Incorporated**

Dallas, TX 75265-5774 (US)

(72) Inventors:

- **COLOMBO, Luigi**
Dallas, TX 75248 (US)
- **VENUGOPAL, Archana**
Dallas, TX 75214 (US)

(74) Representative: **Zeller, Andreas**

Texas Instruments Deutschland GmbH
Haggertystraße 1
85356 Freising (DE)

(56) References cited:

US-A1- 2010 224 851 US-A1- 2012 181 506
US-A1- 2012 298 949 US-A1- 2013 186 860
US-A1- 2013 240 839 US-A1- 2013 240 839
US-A1- 2013 248 823 US-A1- 2015 214 303
US-A1- 2015 214 303

- **YANG CHAI ET AL: "Low-Resistance Electrical Contact to Carbon Nanotubes With Graphitic Interfacial Layer", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISACATAWAY, NJ, US, vol. 59, no. 1, 1 January 2012 (2012-01-01), pages 12-19, XP011390979, ISSN: 0018-9383, DOI: 10.1109/TED.2011.2170216**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] This relates to graphene and carbon nanotube (CNT)-based devices.

BACKGROUND

[0002] Graphene and carbon nanotube (CNT)-based devices are candidates for applications, such as analog devices and various types of sensors. One factor adversely affecting the performance of these devices is the contact resistance arising at the metal/graphene or CNT interface, which is generally a non-wetting/non-reacting interface. This contact resistance is generally a significant contributor to mobility degradation in short channel graphene and CNT field effect transistor (FET) devices and a potential source of device noise.

SUMMARY

[0003] In graphene FET devices, the above problems are solved by means of a method according to claim 1. Advantageous embodiments of the invention are set out in the dependent claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004]

FIG. 1 is a flow chart of steps in an example method for forming a graphene FET having a graphitic interface layer at its source (S) and drain (D) contacts, according to an example embodiment of the invention.

FIGS. 2A-2H are cross-sectional diagrams showing processing progression for example methods of forming a graphene FET having a graphitic interface layer at its S and D contacts, according to example embodiments of the invention.

FIG. 3 is a cross sectional view of an example graphene FET having a graphitic interface layer at its S and D contacts, according to an example embodiment not forming part of the claimed invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0005] The accompanying drawings are not necessarily drawn to scale. In the drawings, like reference numerals are used to designate similar or equivalent elements. Some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.

[0006] Contact resistance substantially limits the minimum ON resistance for graphene and carbon nanotube (CNT) channel-based field effect transistors (FETs).

Contributing factors to this contact resistivity include residue from transfer and fabrication, perturbation of the graphene sheet or CNT surface by the metal, and in some cases presence of OH or O in metals as is the case for some low work function metals which can lead to high resistance contacts. Typical reported contact resistivities for graphene are in the range from 10⁻⁵ to 10⁻⁶ Ω-cm². In comparison, the contact resistivity of silicided Ni or Pt contacts to silicon has been measured to be as low as 10⁻⁸ Ω-cm².

[0007] FIG. 1 is a flow chart that shows steps in an example method 100 for forming a graphene-based FET having a graphitic interface layer at its S and D contacts, according to an example embodiment. As used herein the "graphite layer" in a disclosed "grown-in graphite layer" refers to 2 or more graphene layers stacked on one another positioned at the contact region for the source and drain between the contact metal and the graphene surface. Disclosed grown-in graphite layers are pure graphitic C/multilayer graphene, not a combination of graphitic C and amorphous carbon (a-C). Each graphene layer in a disclosed grown-in graphite layer comprises carbon atoms densely packed in a regular atomic-scale hexagonal structure where each C atom has four bonds, one σ bond with each of its three neighbors and one π-bond that is oriented out of plane. The C atoms are about 1.42 Å apart in a honeycomb lattice, and the interplanar spacing is about 3.35 Å, so that an example 5 layer graphitic interface is about 16.7 Å thick.

[0008] Step 101 comprises providing a graphene layer having a graphene surface on a substrate. In embodiments not forming part of the claimed invention, the graphene layer can be in a form carbon nanotube (CNTs). As known in the art of material science, a graphene sheet can be rolled to form another allotrope of carbon called a CNT. The CNTs can be single-walled nanotubes (SWNTs) or multi-walled nanotubes (MWNTs) comprising multiple rolled layers (concentric tubes) of graphene.

[0009] The substrate can comprise a wafer comprising silicon or other substrates (e.g. fused quartz, SiC, or GaAs) having a dielectric layer thereon such as SiO₂ (silica), SiON, Si₃N₄, h-BN, GaN or a transition metal dichalcogenide. FIG. 2A is a cross sectional depiction showing a graphene layer 211 on a SiO₂ layer 210 on a silicon substrate 205. The surface of the graphene layer 211 may be cleaned using an Ultra High Vacuum (UHV) clean process, such as at a temperature of about 300 °C for about 3 hours.

[0010] Step 102 comprises depositing a first metal layer that has a 25 °C work function (WF) < 4.3 eV on the surface of the graphene layer 211. For example, the thickness of the first metal layer may be 1.5 nm to 3 nm. The first metal layer can comprise Al, Ti, Hf, Zr, V, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, or Lu. If the first metal material is a low work function metal, it reduces the surface of the graphene to incorporate therein contamination on the surface of the graphene layer 211.

[0011] Step 103 comprises oxidizing the first metal layer to form a first metal oxide layer. The oxidation can take place in air or in a controlled oxidizing environment, such as at an oxygen (O₂) partial pressure from 10⁻⁸ Torr to 1 atm, and in a temperature range of room temperature to about 400 °C. This oxidation process oxidizes the first metal layer throughout its thickness. FIG. 2B is a cross sectional depiction showing a layer of photoresist (resist) 213 on a first metal oxide layer 212 on the graphene layer 211 on a SiO₂ layer 210 on the silicon substrate 205. The layer of resist 213 is then patterned using a lithography process.

[0012] Step 104 comprises etching the first metal oxide layer 212 to provide open surface contact regions including a first and a second region of the graphene layer for providing a graphene surface source contact 211a and a graphene surface drain contact 211b, respectively. A dilute HF solution, such as 100:1 water:concentrated HF can be used for wet etching the first metal oxide layer 212. A dry etch may also be used. FIG. 2C shows a cross sectional view after wet etching to open contact a graphene surface source and drain contact regions 211a, 211b through the first metal oxide layer 212, and then removing the resist layer 213.

[0013] Step 105 comprises forming a second metal layer 214 including a second metal layer portion 214a providing a source with a source contact 214a1 over the graphene surface source contact 211a and a second metal layer portion 214b providing a drain with a drain contact 214b1 over the graphene surface drain contact 211b. For example, the thickness of the second metal layer 214 can be from about 10 nm to 200 nm. FIG. 2D shows a cross sectional view after depositing the second metal layer 214 over the graphene layer 211. The second metal layer can comprise Ni, Co, Cu, Ru, Rh, or Pd. In some metals including Ni, Co, Cu, Ru, and Pd carbon is soluble at temperatures of > 500 °C, such as about 500 °C to 1000 °C.

[0014] In an embodiment of the invention, the depositing of the second metal layer 214 can comprise in-situ deposited carbon using a carbon precursor gas together with a second metal precursor gas, such as using a low pressure chemical vapor deposition (LPCVD) or plasma enhanced chemical vapor deposition (PECVD) system for the deposition. The carbon precursor gasses for LPCVD and PECVD processing can be obtained from a variety of carbon precursor materials, such as methane (CH₄) or acetylene (C₂H₂) as example gas sources, ethanol or ethylene as example liquid sources, and sugar or camphor as example solid sources, which can each be heated or plasma source activated to generate C species.

[0015] In the case of LPCVD and PECVD carbon precursor gas vapors can be introduced in-situ within the second metal layer 214 at a temperature in the range from 200°C to 1,000 °C, with the process temperature selected based on the decomposition temperature of the carbon precursor gas or other C source material. The

resulting second metal layer 214 is pre-saturated with C throughout its thickness to have a C concentration of $\geq 10^{17}$ cm⁻³. FIG. 2E shows a cross sectional view after patterning the second metal layer 214 to provide the second metal layer portion 214a providing a source with a source contact 214a1 over the graphene surface source contact 211a and a second metal layer portion 214b providing a drain with a drain contact 214b1 over the graphene surface drain contact 211b. A wet or dry etch may be used to pattern the second metal layer 214.

[0016] Step 106 comprises forming a grown-in graphite layer at an interface between the between the source contact 214a1 and graphene surface source contact 211a and between the drain contact 214b1 and the graphene surface drain contact 211b. As noted above, disclosed grown-in graphite layers are pure graphitic C/multilayer graphene, not a combination of graphitic C and amorphous carbon (a-C). Typically, a disclosed grown-in graphite layer comprises two (2) to thirty (30) layers of graphene. However, disclosed grown-in graphite layers can comprise more than thirty (30) layers of graphene.

[0017] FIGS. 2F-2G describe a first process flow for forming a grown-in graphite layer at an interface between the source contact 214a1 and graphene surface source contact 211a and between the drain contact 214b1 and the graphene surface drain contact 211b. As noted above, the grown-in graphite layer comprises two (2) or more graphene layers stacked on one another. FIG. 2F shows the patterned second metal layer 214 in FIG. 2E providing the second metal layer portion 214a providing a source with a source contact 214a1 and a second metal layer portion 214b providing a drain with a drain contact 214b1 both having C therein (shown as M₂-C) that can be provided as described above in-situ deposited in the second metal layer 214 using a PECVD or LPCVD process.

[0018] In an alternative embodiment, carbon can also be provided in the second metal layer 214 by other carbon source processes. For example, carbon ion implantation can be used to introduce a desired amount of C into the second metal layer 214, such as disclosed in: Patent No. US 8,461,028 to Colombo et al. entitled "Synthesizing graphene from metal-carbon solutions using ion implantation"; and Patent No. US 8,309,438 also to Colombo et al. entitled "Synthesizing graphene from metal-carbon solutions using ion implantation."

[0019] In a further alternative embodiment, carbon can also be provided in a desired amount into the second metal layer by depositing an amorphous carbon layer onto the top surface of the second metal layer 214 followed by an annealing process. The thickness of the amorphous carbon layer is generally a few nm thick, with the thickness sufficient to provide enough carbon atoms to compensate for the solubility limit in the metal and diffuse through. For a C implanted second metal layer 214, or an amorphous carbon layer on top of the second metal layer 214, the second metal layer 214 film is then

annealed in the temperature range of 200 °C to 1000 °C for times ranging from 1 sec to 600 sec to form a grown-in graphite layer at an interface between the second metal layer and the graphene surface.

[0020] FIG. 2G shows a cross section view after annealing at a temperature > 200 °C, then cooling to room temperature by furnace cooling and fast cooling, such as at 100 °C/s to form the graphitic interface layer 220. The deposition of the graphene layers can occur during the cool down from the annealing temperature or isothermally (constant temperature) depending upon the annealing temperature as noted above.

[0021] FIG. 2H describes a second process flow for forming a disclosed grown-in graphite layer 220 at an interface between the between the source contact 214a1 and graphene surface source contact 211a and between the drain contact 214b1 and graphene surface drain contact 211b that involves exposing the structure shown in FIG. 2E so that the second metal layer 214 is treated with a carbon precursor gas or vapor from a carbon precursor metal (e.g., methane, acetylene, ethanol or camphor) at a temperature > 200 °C, such as > 600°C. In this process, carbon generated from the thermal decomposition of the carbon precursor gas diffuses through the second metal layer 214 to form the graphitic interface layer 220 shown.

[0022] For example, as described above, in the case of LPCVD and PECVD, methane above its decomposition temperature decomposes to carbon and H₂, where the C diffuses from the surface of the Ni or other second metal layer 214 into the second metal layer 214 up to the metal's solubility limit, and at this point the C is uniformly distributed through the second metal layer. However, after the C solubility limit for the particular metal is reached and more C is produced from methane or other C precursor gas decomposition, on the surface of the metal, C begins to precipitate out on the opposite side (graphene surface) because of isothermal supersaturation. At this point a C concentration gradient is set up and as long as the top second metal layer surface is exposed to the C from the precursor gas the process will continue and graphitic carbon will continue to precipitate at the second metal layer (214)/graphene interfaces.

This enables the control of the number of graphene layers in a disclosed grown-in graphite layers by simply changing the annealing temperature and/or exposure time.

[0023] Additionally, the number of graphene layers can be controlled by exposing the second metal layer to C for different times when in the regime of C supersaturation. In this case, the number of graphene layers can be formed by isothermal supersaturation of C in the second metal layer 214. The graphitic layers are thus formed by the diffusion and precipitation of C through the second metal layer 214 isothermally with the number of layers being controlled by the exposure time or annealing time depending on the type of C source. Exposure time refers to when carbon precursors are being used, while annealing time refers to when C is being deposited on the second metal layer.

[0024] As described above, the graphitic interface layer can be Bernal stacked with an ABAB type of stacking arrangement. In this arrangement, the carbon atoms in one sheet (A or B) are all sp² hybridized (C atoms attached to 3 groups and so is involved in 3 σ bonds, having 3 orbitals in the hybrid set). The C atoms in sheet B are typically offset from C atoms in sheet A by 60 degrees. The lateral thermal conductivity of Bernal stacked graphite is about 10 times > its out of plane thermal conductivity.

[0025] Regarding processing after forming grown-in graphite layer 210 at an interface between the between the source contact 214a1 and graphene surface source contact 211a and between the drain contact 214b1 and graphene surface drain contact 211b to form to complete a FET, contact to the substrate such as Si can be used to form a back gate. A top gate is also possible in addition to, or as an alternative to a back gate. A typical graphene FET can have dual-gate (top and back gate) control.

[0026] FIG. 3 is a cross section view of an example graphene or CNT FET (FET) 300 having both a top gate 320 and a back gate 340, according to an example embodiment not forming part of the claimed invention. FET 300 includes a graphene or CNT layer 211 having a graphene surface source contact 211a and a graphene surface drain contact 21b on a substrate 205 shown as a silicon substate having a SiO₂ layer 210 thereon. A gate dielectric layer provided by first metal oxide layer 212 is shown over a channel portion of the graphene or CNT layer 211. Instead, the first metal oxide layer 212 can be removed over the gate region and the gate dielectric layer can be a deposited gate dielectric layer such as comprising Al₂O₃, HfO₂, Y₂O₃, SiO₂, ZrO₂, HfZrO₄, SiON, h-BN, parylene, or perylene-3,4,9,10-tetra-carboxylic-dianhydride (PTCDA).

[0027] As described above the first metal oxide layer includes a first metal having work function (WF) < 4.3 eV with open contact regions (contact regions) surface corresponding to the S and D surface contacts of the graphene or CNT layer 211. FET 300 includes a second metal layer portion 214a providing a S with a S contact 214a1 over the graphene surface S contact 211a and a second metal layer portion 214b providing a D with a D contact 214b1 over the graphene surface drain contact 211b. The second metal layer portions 214a, b includes a carbon concentration of at least 10¹⁷ atoms/cm³. Although the second metal layer typically has a constant carbon concentration $\geq 10^{17}$ atoms/cm³, in the case carbon is non-isotropically distributed throughout a thickness of the second metal layer, the second metal layer will provide an average carbon concentration $\geq 10^{17}$ atoms/cm³. A graphitic interface layer 220 is between the second metal contacts and surface of the graphene or CNT surface 211. Enabled by a graphitic interface layer 220, contact resistivities for disclosed second metal contacts to the surface of the graphene or CNT surface 211 are generally from $1 \times 10^{-7} \Omega\text{-cm}^2$ to $5 \times 10^{-7} \Omega\text{-cm}^2$, which compares to the ultra-low contact resistivity of silicided Ni and Pt contacts to silicon described above ($10^{-8} \Omega\text{-cm}^2$).

[0028] The layer shown as 325 is a dielectric layer, such as comprising SiO₂, Si₃N₄, HfO₂, or ZrO₂. Although only a top or a bottom gate is needed, FET 300 is shown having both a top gate 320 and back gate 340 over the channel portion of the graphene or CNT layer 211. Although not shown, there will be a contact to the top gate 320.

[0029] Disclosed FETs can be discrete devices or arranged in an array. Disclosed FETs can be fabricated together with a variety of other circuitry on the same die.

[0030] Disclosed embodiments are useful to form semiconductor die that may be integrated into a variety of assembly flows to form a variety of different devices and related products. The semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc. Moreover, the semiconductor die can be formed from a variety of processes including bipolar, insulated gate bipolar transistor (IGBT), CMOS, BiCMOS and MEMS.

[0031] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

Claims

1. A method for forming contacts for a graphene field-effect transistor, FET, comprising:
 - providing a graphene layer having a graphene surface on a substrate;
 - depositing a first metal layer having a work function, WF, < 4.3 eV on the graphene surface;
 - oxidizing the first metal layer to form a first metal oxide layer;
 - etching the first metal oxide layer to provide open surface contact regions including a first and a second region of the graphene layer for providing a graphene surface source contact and a graphene surface drain contact, respectively;
 - depositing a second metal layer comprising a second metal layer portion providing a source with a source contact over the graphene surface source contact and a second metal layer portion providing a drain with a drain contact over the graphene surface drain contact;
 - the method being **characterised in that** it comprises forming a graphene multilayer at an interface between the source contact and the graphene surface source contact and between the drain contact and the graphene surface drain contact; and **in that** either

A) the step of depositing the second metal layer comprises pre-saturating the second metal layer with in-situ carbon to form a carbon pre-saturated second metal layer, and the step of forming said graphene multilayer comprises isothermal supersaturation of the second metal layer with carbon and carbon diffusion to said interface to form the graphene multilayer or cooling the carbon pre-saturated second metal layer to precipitate the carbon from the carbon pre-saturated second metal layer to form the graphene multilayer; or

B) the step of forming said graphene multilayer comprises carbon ion implantation of the second metal layer or depositing an amorphous C layer on top of the second metal layer; and then performing annealing in a temperature range from 200°C to 1,000 °C.

2. The method of claim 1, wherein said isothermal supersaturation of the second metal layer with carbon and said carbon diffusion to the interface comprises heating the substrate in an ambient including a carbon precursor gas at a temperature > 200 °C.
3. The method of claim 1, wherein the first metal layer comprises Al, Ti, Hf, Zr, V, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, or Lu.
4. The method of any one of claims 1 to 3, wherein the second metal layer comprises Ni, Co, Cu, Ru, Rh, or Pd.
5. The method of any one of claims 1 to 4, wherein forming the first metal oxide layer comprises depositing the first metal layer on the graphene surface, oxidizing the first metal layer to form the first metal oxide layer, and patterning the first metal oxide layer to provide the open surface contact regions.
6. The method of any one of claims claim 1 to 5, wherein the graphene multilayer comprises two to thirty layers of graphene

Patentansprüche

1. Verfahren zum Bilden von Kontakten für einen Graphen-Feldeffekttransistor, FET, umfassend:
 - Bereitstellen einer Graphenschicht mit einer Graphenoberfläche auf einem Substrat;
 - Abscheiden einer ersten Metallschicht mit einer Arbeitsfunktion, WF, von < 4,3 eV auf der Graphenoberfläche;
 - Oxidieren der ersten Metallschicht, damit eine

erste Metalloxidschicht gebildet wird;

Ätzen der ersten Metalloxidschicht, damit offene Oberflächenkontaktbereiche bereitgestellt werden, die einen ersten und einen zweiten Bereich der Graphenschicht aufweisen, damit ein Oberflächen-Source-Kontakt aus Graphen beziehungsweise ein Oberflächen-Drain-Kontakt aus Graphen bereitgestellt wird;

Abscheiden einer zweiten Metallschicht, die einen zweiten Metallschichtabschnitt umfasst, der einen Source-Anschluss mit einem Source-Kontakt über dem Oberflächen-Source-Kontakt aus Graphen bereitstellt, und einen zweiten Metallschichtabschnitt umfasst, der einen Drain-Anschluss mit einem Drain-Kontakt über dem Oberflächen-Drain-Kontakt aus Graphen bereitstellt,

wobei das Verfahren **dadurch gekennzeichnet ist, dass** es Folgendes umfasst:

Bilden einer mehrlagigen Graphenschicht an einer Grenzfläche zwischen dem Source-Kontakt und dem Oberflächen-Source-Kontakt aus Graphen sowie zwischen dem Drain-Kontakt und dem Oberflächen-Drain-Kontakt aus Graphen;
und dadurch, dass entweder

A) der Schritt des Abscheidens der zweiten Metallschicht ein Vorsättigen der zweiten Metallschicht mit in-situ-Kohlenstoff umfasst, damit eine mit Kohlenstoff vorgesättigte zweite Metallschicht gebildet wird, und der Schritt des Bildens der mehrlagigen Graphenschicht eine isotherme Übersättigung der zweiten Metallschicht mit Kohlenstoff sowie Kohlenstoffdiffusion an die Grenzfläche umfasst, damit die mehrlagige Graphenschicht gebildet wird, oder Abkühlen der mit Kohlenstoff vorgesättigten zweiten Metallschicht zum Ausfällen des Kohlenstoffs aus der mit Kohlenstoff vorgesättigten zweiten Metallschicht, damit die mehrlagige Graphenschicht gebildet wird; oder

B) der Schritt des Bildens der mehrlagigen Graphenschicht eine Kohlenstoffionenimplantation der zweiten Metallschicht oder ein Abscheiden einer Schicht aus amorphem C oben auf der zweiten Metallschicht umfasst und dann ein Tempern in einem Temperaturbereich zwischen 200°C und 1.000 °C.

2. Verfahren nach Anspruch 1, wobei die isotherme Übersättigung der zweiten Metallschicht mit Kohlen-

stoff und die Kohlenstoffdiffusion an die Grenzfläche ein Erwärmen des Substrats in einer Umgebung, die ein Kohlenstoffvorläufgas aufweist, bei einer Temperatur > 200 °C umfasst.

3. Verfahren nach Anspruch 1, wobei die erste Metallschicht Al, Ti, Hf, Zr, V, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb oder Lu umfasst.
4. Verfahren nach einem der Ansprüche 1 bis 3, wobei die zweite Metallschicht Ni, Co, Cu, Ru, Rh oder Pd umfasst.
5. Verfahren nach einem der Ansprüche 1 bis 4, wobei das Bilden der ersten Metalloxidschicht ein Abscheiden der ersten Metallschicht auf der Graphenoberfläche, ein Oxidieren der ersten Metallschicht, damit die erste Metalloxidschicht gebildet wird, und ein Strukturieren der ersten Metalloxidschicht umfasst, damit die offenen Oberflächenkontaktbereiche bereitgestellt werden.
6. Verfahren nach einem der Ansprüche 1 bis 5, wobei die mehrlagige Graphenschicht zwei bis dreißig Graphenschichten umfasst.

Revendications

1. Procédé de formation de contacts pour un transistor à effet de champ, FET, au graphène, comprenant :

l'obtention d'une couche de graphène ayant une surface de graphène sur un substrat ;

le dépôt d'une première couche métallique ayant un travail d'extraction, WF, < 4,3 eV sur la surface de graphène ;

l'oxydation de la première couche métallique pour former une première couche d'oxyde métallique ;

la gravure de la première couche d'oxyde métallique pour obtenir des régions de contact de surface ouvertes comportant une première et une deuxième région de la couche de graphène destinées à fournir un contact de source de surface de graphène et un contact de drain de surface de graphène, respectivement ;

le dépôt d'une deuxième couche métallique comprenant une partie de deuxième couche métallique fournissant une source avec un contact de source par-dessus le contact de source de surface de graphène et une partie de deuxième couche métallique fournissant un drain avec un contact de drain par-dessus le contact de drain de surface de graphène,

le procédé étant **caractérisé en ce qu'il** comprend

la formation d'une multicouche de graphène à

une interface entre le contact de source et le contact de source de surface de graphène et entre le contact de drain et le contact de drain de surface de graphène ;
et **en ce que** soit

obtenir les régions de contact de surface ouvertes.

6. Procédé de l'une quelconque des revendications 1 à 5, dans lequel la multicouche de graphène comprend deux à trente couches de graphène.

A) l'étape de dépôt de la deuxième couche métallique comprend la présaturation de la deuxième couche métallique avec du carbone in situ pour former une deuxième couche métallique présaturée en carbone, et l'étape de formation de ladite multicouche de graphène comprend la sursaturation isotherme de la deuxième couche métallique avec du carbone et la diffusion de carbone jusqu'à ladite interface pour former la multicouche de graphène ou le refroidissement de la deuxième couche métallique présaturée en carbone pour précipiter le carbone à partir de la deuxième couche métallique présaturée en carbone pour former la multicouche de graphène ; soit
B) l'étape de formation de ladite multicouche de graphène comprend

l'implantation ionique de carbone dans la deuxième couche métallique ou le dépôt d'une couche de carbone amorphe au-dessus de la deuxième couche métallique ; et
ensuite, la réalisation d'un recuit dans une gamme de température de 200 °C à 1000 °C.

2. Procédé de la revendication 1 dans lequel ladite sursaturation isotherme de la deuxième couche métallique avec du carbone et ladite diffusion de carbone jusqu'à l'interface comprennent le chauffage du substrat dans une atmosphère ambiante comportant un gaz précurseur de carbone à une température > 200 °C.
3. Procédé de la revendication 1, dans lequel la première couche métallique comprend Al, Ti, Hf, Zr, V, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, ou Lu.
4. Procédé de l'une quelconque des revendications 1 à 3, dans lequel la deuxième couche métallique comprend Ni, Co, Cu, Ru, Rh, ou Pd.
5. Procédé de l'une quelconque des revendications 1 à 4, dans lequel la formation de la première couche d'oxyde métallique comprend le dépôt de la première couche métallique sur la surface de graphène, l'oxydation de la première couche métallique pour former la première couche d'oxyde métallique, et le modelage de la première couche d'oxyde métallique pour




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H




FIG. 3

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 8461028 B, Colombo [0018]
- US 8309438 B, Colombo [0018]