

(19)



(11)

**EP 3 447 509 A1**

(12)

**EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**27.02.2019 Bulletin 2019/09**

(51) Int Cl.:  
**G01R 31/317<sup>(2006.01)</sup> G09C 1/00<sup>(2006.01)</sup>**  
**H04L 9/00<sup>(2006.01)</sup>**

(21) Application number: **17187086.8**

(22) Date of filing: **21.08.2017**

(84) Designated Contracting States:  
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR**

Designated Extension States:  
**BA ME**

Designated Validation States:  
**MA MD**

(71) Applicant: **ESHARD**  
**33650 Martillac (FR)**

(72) Inventors:  
• **FEIX, Benoît**  
**13400 Aubagne (FR)**  
• **THIEBAULD DE LA CROUEE, Hugues**  
**33600 Pessac (FR)**

(74) Representative: **de Roquemaurel, Bruno et al**  
**Omnipat**  
**24 place des Martyrs de la Résistance**  
**13100 Aix en Provence (FR)**

(54) **METHOD OF TESTING THE RESISTANCE OF A CIRCUIT TO A SIDE CHANNEL ANALYSIS**

(57) The present invention relates to a test method comprising: acquiring a plurality of value sets (Ci), each comprising values of a physical quantity or of logic signals, linked to the activity of a circuit to be tested when executing distinct cryptographic operations applied to a same secret data, for each value set, counting occurrence numbers of the values of the set, for each operation and each of the possible values of a part of the secret data, computing a partial result of operation, computing sums of occurrence numbers, each sum being obtained by adding the occurrence numbers corresponding to the operations which when applied to a same possible value of the part of the secret data, provide a partial operation result having a same value, and analyzing the sums of occurrence numbers to determine the part of the secret data.




Fig. 3

**EP 3 447 509 A1**

**Description**

## TECHNICAL FIELD

5 **[0001]** The present invention relates to a method for testing a circuit, in particular a circuit designed to handle secret data, and in particular a circuit for transforming a message by an encryption algorithm using a secret key.

**[0002]** The present invention relates in particular to devices implementing cryptographic algorithms, such as secure devices (smart card integrated circuits, secure elements, secured memory cards), mobile devices (mobile phones, smartphones, a device for the Internet of Things - IoT), home automation and automotive devices, and to hardware cryptographic components integrated onto mother boards of computers and other electronic and IT equipment (USB drives, TV decoders, game consoles, etc.), or the like. The present invention also relates to software including an encryption operation, provided for being executed in a secure or non-secured environment.

10 **[0003]** The present invention relates in particular to circuits implementing a cryptographic algorithm such as a ciphering algorithm like DES (Data Encryption Standard) or Triple DES, AES (Advanced Encryption Standard), RSA (Rivest, Shamir and Adleman), DSA (Digital Signature Algorithm), or ECDSA (Elliptic Curve Digital Signature Algorithm). The present invention also relates to circuits implementing a hashing function such as HMAC (Keyed-Hash Message Authentication Code).

## BACKGROUND

20 **[0004]** Microcircuits implementing a cryptographic algorithm are equipped with a central processing unit (CPU). Some are equipped with circuits dedicated to cryptographic computing, for example a cryptographic coprocessor. These microcircuits comprise thousands of logic gates that switch differently according to the operations executed. These switches create short variations in current consumption, for example of a few nanoseconds that can be measured. In particular, CMOS-type integrated circuits comprise logic gates that only consume current when they switch, i.e. when a logic node changes to 1 or to 0. Therefore, the current consumption depends on the data handled by the central unit and on its various peripherals: memory, data flowing on the data or address bus, cryptographic coprocessor, etc.

25 **[0005]** Furthermore, certain software programs, produced in particular using encryption or obfuscation techniques, such as "Whitebox Cryptography" techniques, may integrate secret data in such a way that it is very difficult to determine it by reverse engineering. Certain software programs may also receive secret data from outside through a secure communication channel. Microcircuits may be subjected to so-called side channel analysis attacks based on observing their side-channels such as their current consumption, or their magnetic or electromagnetic radiation, or any other information that can be observed while a cryptographic algorithm is executed. Such attacks aim to discover the secret data they use, in particular their encryption keys.

30 **[0006]** Similar attacks can be performed on software programs to recover secret data. Instead of observing side-channels from physical measurements, software tools based on simulation or emulation allow to measure or collect all internal states, variables and the contents of registers of the program during its execution.

35 **[0007]** Frequent side channel attacks implement statistical analysis methods such as SPA ("Single Power Analysis"), DPA ("Differential Power Analysis"), CPA ("Correlation Power Analysis") or EMA ("ElectroMagnetic Analysis"). The SPA analysis (ref. [1]) normally only requires the acquisition of a single current consumption trace. It aims to obtain information about the activity of the integrated circuit by observing the part of the consumption trace corresponding to a cryptographic computation, since the current trace varies according to the operations executed and the data handled.

40 **[0008]** Software may also undergo such side channel attacks during their execution by a circuit.

**[0009]** DPA (ref. [2]) and CPA analyses enable the key of an encryption algorithm to be found by acquiring numerous data or measurement traces and by statistically analyzing these traces to find the information searched for. They are based on the premise that the consumption of a CMOS-type integrated circuit varies when a bit changes from 0 to 1 in a register or on a bus, and does not vary when a bit remains equal to 0, remains equal to 1 or changes from 1 to 0 (discharge of the stray capacitance of the MOS transistor). Alternatively, it can be considered that the consumption of a CMOS-type integrated circuit varies when a bit changes from 0 to 1 or changes from 1 to 0 and does not vary when a bit remains equal to 0 or remains equal to 1. This second hypothesis enables the conventional "Hamming distance" or "Hamming weight" functions to be used to develop a consumption model that does not require the structure of the integrated circuit to be known in order to be applicable. DPA analysis involves amplifying this consumption difference using statistical processing on numerous consumption traces, aiming to highlight a measurement difference between two families of consumption traces distinguished according to formulated hypotheses.

50 **[0010]** CPA analysis (ref. [3]) is based on a linear current consumption model and involves computing a correlation coefficient between, firstly, the consumption points measured that form the captured consumption traces and, secondly, an estimated consumption value, computed from the linear consumption model and a hypothesis on the variable to be discovered that is handled by the microcircuit and on the value of the encryption key.

[0011] Electromagnetic analysis (EMA) is based on the principle that a microcircuit may leak information in the form of near or far field electromagnetic radiation. Given that transistors emit electromagnetic signals when their state changes, these signals can be treated like the current consumption variation signals by an analysis such as one or other of the SPA, DPA and CPA analyses. An example of application of this analysis was made by Jean-Jacques Quisquater (ref [4]).

[0012] Statistical tools such as "Mutual Information Analysis" (MIA) (ref. [6]) can be used to perform statistical dependency tests (also called "distinguishers") between the traces and a data leakage model.

[0013] Other side channel attacks exist, such as "Template attacks" illustrated in ref. [5].

[0014] Ref [7] discloses an attack combining side channel technique and a reasonable brute force effort. All of the above-mentioned attacks are based on a time alignment of all the analyzed traces. In other words, all the measurements performed at a given time, for example from the time the execution of a command is activated by the circuit, must correspond to the same value handled by the algorithm.

[0015] To protect such circuits and/or cryptographic algorithms they execute against such side channel attacks, counter-measures are generally provided. One type of counter-measure aims to avoid such a time alignment. For this purpose, this type of counter-measure introduces variations in the clock frequency supplied to the calculation circuits, or introduces dummy clock cycles or dummy operations.

[0016] Another type of counter-measure involves adapting an algorithm to be protected to render the data handled by the circuit independent of their actual values. Certain counter-measures of this type - that can be referred to as "masking-type counter-measures"- use a random mask (binary number) that is combined with another data to be protected such as the key and/or the message during the execution of the ciphering method. This type of counter-measure is effective but requires the algorithm to be modified, and thus requires a coprocessor specially provided for its implementation in the case of execution by a dedicated coprocessor, or a more complex program in the case of execution by the central processing unit of the microcircuit or a programmed coprocessor. In addition, this type of counter-measure is vulnerable to so-called "second order attacks" which are based on analysis of a set of signal traces each being obtained by combining two parts of a respective trace. As an example, each of these signal traces combines a signal part supposed to hold a leakage related to a data resulting from the combination of a data value to discover and a random mask value, and a signal part supposed to hold a leakage of the random mask value. Ref [7] discloses different ways to combine time signal parts to obtain a signal trace related to the data value to be discovered. However such second order attacks face a difficulty due to the requirement that the combined signal parts need to be strictly aligned in time before being combined. If this requirement is not fulfilled, the combined signal traces may contain useful information, but this information cannot be extracted by conventional statistical analyses. As a consequence, the second order attacks are highly sensitive to countermeasures based on all kinds of time misalignment, such as those causing the duration of the clock cycle pacing the circuit to vary randomly, or introducing dummy processing cycles or operations at times chosen randomly. In optimized processors such as processors embedded in mobile phones, digital tablets, IoT devices or laptops and SOC (Systems on Chip), physical measurements are very noisy and several CPU operations can happen simultaneously.

[0017] It is sometimes possible to restore this time alignment, by means of specific expertise and many attempts, in particular using a high number of traces to be realigned or applying some signal processing. Despite the foregoing, cases remain where it is not possible to restore this time alignment, such that the side channel tests fail even though there is a secret data leakage present in the traces.

[0018] A counter-measure by multiple executions can be implemented with a conventional coprocessor not comprising any counter-measure means. It merely involves executing the ciphering method several times by means of false keys or false messages. For this purpose, a counter-measure program may be provided for example that controls the ciphering program or the coprocessor, and makes it execute the ciphering method several times with the false keys or false messages, in a random order, such that the execution of the ciphering method with the right key (i.e. the authentic key) is "hidden" in a set of dummy executions. This counter-measure by multiple executions offers the advantage that it can be implemented with a conventional coprocessor not comprising any specific counter-measure means.

[0019] To check the level of security offered by a secure integrated circuit intended to be marketed, qualification and/or certification tests are planned before the circuit is marketed, where these tests can comprise in particular tests of the robustness of the integrated circuit to side channel analyses aiming to discover the secret data handled by the integrated circuit. There are also tests enabling the resistance of a software program to side channel attacks to be assessed. A similar approach exists to evaluate and certify secure software programs protected by white-box cryptography techniques.

[0020] In view of the drawbacks of current approaches noted above, it may be desirable to have an approach for testing the resistance of a circuit or software program to a side channel analysis, that can in particular detect a secret data leakage without requiring any prior time alignment processing of current consumption traces or of any other physical or logic quantity representative of the circuit's activity. It may also be desirable for this approach to be able to test the robustness of a software program or an application, independently of the circuit in which it is executed.

[0021] It may also be desirable for such testing approaches to be integrated into an industrial qualification and/or certification process aiming to check the robustness of circuits or software executed by a given circuit, to side channel analyses and their tightness in terms of information leakage.

## SUMMARY

5 [0022] Some embodiments relate to a test method comprising: acquiring a plurality of value sets, each value set comprising values of a physical quantity or of logic signals, linked to the activity of a circuit to be tested when the circuit executes an operation of an operation set of distinct cryptographic operations applied to a same data to be discovered; for each value set, counting by a processing unit occurrence numbers of values transformed by a first surjective function applied to values of the value set, to form an occurrence number set for the value set; for each operation of the operation set, and each of the possible values of a part of the data to be discovered, computing by the processing unit results of at least two distinct partial operation; computing by the processing unit for each partial operation result cumulative occurrence number sets, each cumulative occurrence number set being obtained by adding together the occurrence number sets corresponding to the operations of the operation set, which when applied to a same value or equivalent value of the possible values of the part of the data to be discovered, provide a partial operation result having a same transformed value resulting from the application of a second surjective function; combining together the cumulative occurrence number sets corresponding to each partial operation result to obtain combined cumulative occurrence number sets, the combination of the cumulative occurrence number sets being performed as a function of partial operations corresponding to the partial operation results; and analyzing by the processing unit the combined cumulative occurrence number sets to determine the part of the data to be discovered, knowing that if the data to be discovered has leaked into the value sets, it is found in the cumulative occurrence number sets corresponding to the value of the part of the data to be discovered.

20 [0023] According to an embodiment, the method comprises selecting values in each value set, the counting of occurrence numbers being performed on the selected values.

25 [0024] According to an embodiment, the method comprises: transmitting to the circuit a plurality of distinct commands, each command triggering the execution by the circuit of one of the operations of the operation set, applied to the data to be discovered, and during the execution by the circuit of one operation of the operation set, collecting by a measuring device, the values of one of the value sets.

[0025] According to an embodiment, the value sets comprise: measurements of current consumption of the circuit, and/or measurements of electromagnetic radiation emitted by the circuit, and/or measurements of absorption of magnetic field present around the circuit, and/or logic signals or digital values collected in the circuit.

30 [0026] According to an embodiment, each of the first and second surjective functions are one of the following functions: an identity function, a function providing a resultant value which is then reduced to a value corresponding to a Hamming weight, a function providing the Hamming weight of the value to which the function is applied, or a function providing a Hamming distance between a value and a preceding value to which the function is applied.

[0027] According to an embodiment, the method comprises rejecting the circuit or the program executed by the circuit if the analyzing step determines the part of the data to be discovered.

35 [0028] According to an embodiment, the steps of computing an operation result for each of the possible values of a part of the data to be discovered, of computing the cumulative occurrence number sets, of combining the cumulative occurrence number sets and of analyzing the combined cumulative occurrence number sets are performed for a previously determined part of the data to be discovered and another part of the data to be discovered.

40 [0029] According to an embodiment, the selected values in each value set comprise: consecutive values of the value set, and/or non-consecutive values of the value set, and/or local extremum values of the value set, and/or all the values of the value set.

[0030] According to an embodiment, the operations of the operation set comprise applying a single operation to the data to be discovered and to an input data of a set of input data.

45 [0031] According to an embodiment, the partial operations comprise at least a part of the following operations: a symmetrical or asymmetrical encryption or decryption operation, a signature operation, an authentication operation, a modular or non-modular multiplication by the data to be discovered, a logic Exclusive OR operation with the data to be discovered, a modular exponentiation operation, the data to be discovered being used as exponent, a scalar multiplication operation of a secret data by a point on an elliptic curve, a modular reduction operation, the data to be discovered being used as modulus, a substitution operation by a value selected in a substitution table using the input value, an arithmetic operation applied to the data to be discovered, a partial operation performed within an AES or DES round, and an operation combining a logic Exclusive OR operation with the data to be discovered and a substitution operation replacing the result of the logic operation with a value selected in a substitution table using the result of the logic operation.

50 [0032] According to an embodiment, the analysis of the combined cumulative occurrence number sets comprises: for each combined cumulative occurrence number set, computing a normalized cumulative occurrence number by dividing the combined cumulative occurrence number by a corresponding total number of occurrence numbers accumulated in the combined cumulative occurrence number set, for each possible value of the part of the data to be discovered and each value of the transformed partial result, computing a sum of squared differences, between each normalized cumulative occurrence number corresponding to the possible value of the part of the data to be discovered and the value of

the transformed partial result, and an average value of the cumulative occurrence numbers, for each possible value of the part of the data to be discovered, computing a cumulative total of difference sums corresponding to the values of the transformed partial results, and comparing with each other the cumulative totals of difference sums, and detecting whether one of the cumulative totals of difference sums for a possible value of the part of the data to be discovered is greater than the other cumulative totals of difference sums.

**[0033]** According to an embodiment, the analysis of the combined cumulative occurrence number sets comprises: for each possible value of the part of the data to be discovered and each value of the transformed partial result, computing a cumulative total of the cumulative occurrence numbers, for each occurrence number in the combined cumulative occurrence number sets, computing a normalized cumulative total by dividing the combined cumulative occurrence numbers by the corresponding cumulative total, and computing the product of the normalized cumulative total by the logarithm of the normalized cumulative total, for each possible value of the part of the data to be discovered and each value of the transformed partial result, computing a sum of the products corresponding to the possible value of the part of the data to be discovered and the value of the transformed partial result, for each possible value of the part of the data to be discovered, computing a cumulative total of the product sums corresponding to the values of the transformed partial results, each product sum being multiplied by an average value of the cumulative total corresponding to the possible values of the part of the data to be discovered and the value of the transformed partial result, and comparing with each other the cumulative totals of product sums, and detecting whether one of the cumulative totals of product sums for a possible value of the part of the data to be discovered is greater than the other cumulative totals of product sums.

**[0034]** Embodiment may also relate to a system for testing a circuit, the system comprising: a measuring device configured to acquire a plurality of value sets, each value set comprising values of a physical quantity or of logic signals, linked to the activity of a circuit to be tested during the execution by the circuit of an operation of an operation set of distinct cryptographic operations applied to a same data to be discovered, and a processing unit configured to implement the method as previously defined.

**[0035]** According to an embodiment, the system comprises a measuring probe coupled to the measuring device for acquiring traces linked to the activity of the circuit.

**[0036]** Embodiment may also relate to a computer program product loadable into an internal memory of a computer and comprising code portions which when executed by a computer configure the computer to carry out the steps of the method as previously defined.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0037]** Examples of embodiments are provided herein for illustration purposes only, and are described below in relation with, but not limited to, the accompanying figures, in which:

Figure 1 schematically illustrates a conventional architecture of a secure circuit,  
 Figure 2 schematically illustrates an example of an integrated circuit testing system,  
 Figure 3 illustrates examples of traces of a signal acquired during the execution of an encryption operation by a secure circuit,  
 Figures 4A, 4B, 4C illustrate a method for testing a secure circuit, according to one embodiment,  
 Figure 5 illustrates in graph form, an example of a surjective function,  
 Figure 6 schematically illustrates a table built according to one embodiment, to perform statistical processing,  
 Figures 7 and 8 illustrate methods for statistically analyzing a value set obtained by the test method, according to various embodiments,  
 Figures 9 and 10 illustrate, in the form of curves, result tables provided by the analysis methods of Figures 7 and 8.

## DETAILED DESCRIPTION

**[0038]** Figure 1 illustrates an example of a secure integrated circuit CT, for example arranged on a portable medium HD such as a plastic card or any other medium, or in a terminal such as a mobile terminal, a smartphone, a laptop, an IoT device or the like. The integrated circuit of this example comprises a microprocessor PRC, an input/output circuit IOC, memories M1, M2, M3 coupled to the microprocessor by a data and address bus and, optionally, a cryptographic computation coprocessor CP1 or arithmetic accelerator, and a random number generator RGN. The memory M1 is a RAM-type ("Random Access Memory") memory containing volatile application data. The memory M2 is a non-volatile memory, for example an EEPROM or Flash memory, containing non-volatile data and application programs. The memory M3 is a read-only memory (or ROM memory) containing the operating system of the microprocessor.

**[0039]** The communication interface circuit IOC may be of contact type, for example according to the ISO/IEC 7816 standard, of contactless type with inductive coupling, for example according to the ISO/IEC 14443A/B or ISO/IEC 13693 standard, of contactless type by electrical coupling (UHF interface circuit), or of both contact and contactless type. The

interface circuit IOC may also be coupled through a specific interface, to another circuit such as an NFC (Near-Field Communications) controller, or a main circuit of a terminal such as a mobile terminal or a connected object.

**[0040]** In some embodiments, the integrated circuit CT may be configured to execute operations of ciphering, deciphering, authenticating (HMAC) or signing of messages that are sent to it, by means of an encryption function. This encryption function may be executed by the processor PRC of the circuit CT or partially or totally carried out by the processor PRC to the coprocessor CP1.

**[0041]** Figure 2 illustrates an example of an integrated circuit testing system provided to implement the test method, according to one embodiment. It will be assumed as an example that the testing system is configured to test the integrated circuit CT in Figure 1.

**[0042]** The testing system of Figure 2 comprises a measuring probe PB coupled to a measuring device MD such as a digital oscilloscope, to acquire traces relating to the activity of the circuit, such as traces of current consumption or of electromagnetic signal variation, and a computing device, such as a personal computer PC. The computer PC is coupled to the measuring device and implements a test program. This test program comprises in particular a communication interface and a program for communicating with the integrated circuit and for sending it messages, a signal processing program and a program for implementing a computation method, such as one of the method described below. Steps, as used herein, can refer to operations, functions, processes, etc. In the event that the integrated circuit is a contactless circuit, the communication interface may comprise a contactless card reader.

**[0043]** The probe PB may be a current probe (for example a resistor placed on the supply terminal Vcc of the integrated circuit), or an electromagnetic probe coupled to the measuring device by a signal amplifier AMP. Alternatively, a current probe may be combined with an electromagnetic probe. The study of electromagnetic radiation indeed shows that an electromagnetic field emitted by a circuit in operation gives information about bit switches in the integrated circuit, just like the measurement of the consumed current. The advantage of an electromagnetic probe is that it may be placed near the part of the circuit whose operation needs to be analyzed (for example near the core of the microprocessor PRC or of the cryptographic computation coprocessor CP1).

**[0044]** Furthermore, in the case of a contactless integrated circuit, the probe may be replaced with an inductive probe that measures the absorption, by the integrated circuit, of the magnetic field emitted by the reader. Such an inductive probe, for example an antenna coil, can itself be combined with an electromagnetic field probe placed near the circuit zones to be studied.

**[0045]** Therefore, in the present application, the phrase "current consumption", used for the sake of simplifying the language, can refer to any measurable physical quantity of which the variations over time are representative of the switches of binary data inside the integrated circuit or inside the studied part of the integrated circuit, the physical quantity being able to be measured at the terminals of the integrated circuit or near the studied part of the integrated circuit. Furthermore, the physical quantity is sampled with a sampling frequency sufficiently high to collect several points per data period of interest, which, in practice, can result in traces containing from 10 to a few hundred thousand points per trace, but it may be considered to collect up to several million values or even more per trace.

**[0046]** The present application also relates to a method for testing a software program or an application protected by white-box cryptography. In this case, the software program to be tested may be executed directly by the testing system or by an emulation program executed by the testing system. The analyzed traces may thus for example be series of values transmitted to a memory when accessing a memory or data handled in registers of the circuit, or even can be data transmitted to a communication interface of the circuit, where these transmissions can be controlled by the tested software program.

**[0047]** Some embodiments of a test method can be based on a detailed review of traces of variation over time of signals or digital values, representative of the operation of the circuit to be tested while it executes an operation applied to data to be discovered, called in the following "secret data".

**[0048]** Figure 3 illustrates examples of traces C0, C1, ... Cix of values over time, that can be acquired by the testing system. Each of these traces can be obtained by causing an operation to be executed by the circuit or the software program to be tested. The operations corresponding to the traces C0, C1, ... Cix are generally all different. These operations are different for example because they receive distinct known input data, for example messages to be ciphered, deciphered or signed or a signature to be checked, or a HMAC (keyed-Hash Message Authentication Code) to be computed. Alternatively, the known data may be output data of the operation, or a part of the input or output data of this operation, rather than input data thereof.

**[0049]** The operation may be any operation applied to a same secret data SD, and to an input data M, such as a symmetrical or asymmetric ciphering or deciphering operation, or a signature operation, or merely a modular or non-modular multiplication, by the secret data ( $M \times SD$ ), a logic XOR operation (Exclusive OR) with the secret data ( $M \text{ XOR } SD$ ), a modular exponentiation operation, the secret data being used as exponent ( $M^{SD} \text{ mod } n$ ,  $n$  being known), or a modular reduction operation, the secret data being used as the modulus ( $M \text{ mod } SD$ ), such as in an asymmetric ciphering or deciphering operation. Another example of an operation involves processing the result of an XOR operation with a substitution table (SBOX[M XOR SD], SBOX being the substitution table), as in the case of the DES and AES cryptographic

algorithms. The operation may also be a scalar multiplication operation  $[SD].P$  of a secret integer number  $SD$  by a point  $P$  on an elliptic curve. More generally, this operation must enable a part of the value resulting from the operation to be computed based on a part of the secret data and an input data.

**[0050]** In the example of Figure 3, the traces  $C_0, C_1, C_i, C_{ix}$  respectively correspond to the input (or output) data  $M[0], M[1], \dots, M[i], \dots, M[ix]$ . Each of the traces  $C_i$  can be formed of samples acquired from a same signal measured on a same circuit under test, or can comprise samples from different signals, captured when the circuit under test manipulates the data  $M[i]$ .

**[0051]** Figure 4A illustrates steps  $S_1$  to  $S_{14}$  of processing the values collected by the testing system during the execution of a set of cryptographic operations, for example an encryption or decryption (or signature or HMAC authentication) operation  $OPR$  assumed to be known, applied to a secret data to be discovered, and possibly to a set of input data  $M[0]..M[ix]$  also known. According to one embodiment, the aim of this test is to determine whether the value of a part of the secret data leaks into (e.g., can be determined from) the collected values forming the traces of Figure 3, for example.

**[0052]** The processing unit  $PC$  first executes steps  $S_1$  to  $S_9$ . In step  $S_1$ , the processing unit  $PC$  of the testing system sets an index  $i$  of a loop on the input data  $M[0]..M[ix]$  to 0. In step  $S_1$ , a table  $HT$  is also initialized. In step  $S_2$ , the processing unit  $PC$  activates the execution of an operation  $OPRK$  by the circuit  $MCT$  or the software program to be tested, this operation receiving for example the data  $M[i]$ , the secret data being provided to the operation by the circuit  $MCT$  or the software program. In step  $S_3$ , the processing unit  $PC$  collects the values constituting the trace  $C_i$ . In step  $S_4$ , an index  $k$  is set to 0. The index  $k$  designates a partial result or partial operation of a set of selected partial or intermediary results or partial operations of the operation  $OPR$ , from which a part of the secret data is to be determined. At step  $S_5$ , a part  $ECK_i$  of the values of the trace  $C_i$  is selected for a partial result  $k$  of the operation  $OPR$ , with only this part being processed in the following processing steps (Figure 3). In the example in Figure 4A, the part  $ECK_i$  is delimited by the values of the trace  $C_i$  corresponding to the indices  $jk$  and  $j_{kx}$ , for the sake of simplicity. In reality, the indices  $jk$  and  $j_{kx}$  may vary from one trace  $C_i$  to the next. In addition, the values thus selected in each trace are not necessarily consecutive, and the number of values in each part  $ECK_i$ , may be different from one trace  $C_i$  to the next, in contrast with prior side-channel analyses. Hence, it may be decided, for example, to extract only maximum or minimum local values from each trace. It shall also be noted that the extracted part  $ECK_i$  may be the entire trace  $C_i$ . In the following processing, the data thus extracted are assumed to contain a piece of information concerning a partial result of the operation  $OPR$ , computed using a part of the secret data that is being searched for.

**[0053]** The partial result can be a processor word of the result of an AES or DES round, a processor word of the result of one or a part of the operations of AES or DES, such as AddRoundKey, SubBytes, MixColumns. For example, MixColumns operation computes and manipulates processor words  $X, 2 \cdot X$  and  $3 \cdot X$ , which can be considered as partial results. In asymmetric cryptography, processor words computed when performing long integer multiplications (on several processor words) or long integer modular operations (additions, subtractions, multiplications or exponentiations) can be considered as partial results.

**[0054]** In step  $S_6$ , the processing unit  $PC$  sets a loop index  $j$  to 0. In step  $S_7$ , the processing unit  $PC$  applies a surjective function  $F_1 k$  to the value  $ECK_{ij}$  of index  $j$  of the selected trace part  $ECK_i$  and increments by one (1) a value in the 3-dimensional table  $HT$ , designated by the indexes  $k$  and  $i$ , and by an index equal to the result provided by the function  $F_1 k$ . In step  $S_8$ , the index  $j$  is incremented by one (1). In step  $S_9$ , the index  $j$  is compared with its maximum value to determine whether all the values of the set  $ECK_i$  have been processed. Once all the values of the set  $ECK_i$  have been processed, the processing unit  $PC$  executes the steps  $S_{10}$  and  $S_{11}$ , otherwise it executes the steps  $S_7$  to  $S_9$  again. In this way, the values of the set  $ECK_i$  loaded in the table  $HT[k,i]$  have the form of a histogram specifying the occurrence number of each possible value returned by the function  $F_1 k$ , such that the time feature related to the values of the set  $ECK_i$  is not included in the table  $HT[k,i]$ : the content of the table  $HT[k,i]$  does not enable the order in which the values of the set have been collected to be determined. Figure 5 illustrates an example of a table  $HT[k,i]$  in the form of a graph occurrence numbers (in the y axis) of values (in the x axis) computed using the function  $F_1 k$ . In the example of Figure 5, the function  $F_1 k$  returns the Hamming weight computed from 8-bit encoded values.

**[0055]** In step  $S_{10}$ , the processing unit  $PC$  increments index  $k$  by one (1). In step  $S_{11}$ , the index  $k$  is compared with its maximum value  $k_x$  to determine whether all the sets  $ECK_i$  have been processed for one trace  $C_i$ . Once all the sets  $ECK_i$  have been processed, the processing unit  $PC$  executes the steps  $S_{12}$  and  $S_{13}$ , otherwise it executes the steps  $S_5$  to  $S_{11}$  again. In step  $S_{10}$ , the processing unit  $PC$  increments index  $k$  by one (1). In step  $S_{12}$ , the index  $i$  is compared with its maximum value  $i_x$  to determine whether all the traces  $C_i$  have been processed. Once all the traces  $C_i$  have been processed, the processing unit  $PC$  executes step  $S_{14}$ , otherwise it executes the steps  $S_2$  to  $S_{13}$  again. In step  $S_{14}$ , the table  $HT$  is provided to following steps illustrated in Figure 4B.

**[0056]** Figure 4B illustrates steps  $S_{20}$  to  $S_{35}$  of processing the table  $HT$ . The processing unit  $PC$  first executes steps  $S_{20}$  to  $S_{28}$ . In step  $S_{20}$ , the processing unit  $PC$  sets an index  $k$  to 0. In step  $S_{20}$ , tables  $CHK$  and  $MHT$  are also initialized. In step  $S_{21}$ , the processing unit  $PC$  sets index  $i$  to 0. In step  $S_{22}$ , the processing unit  $PC$  sets index  $g$  to 0. In step  $S_{23}$ , the processing unit  $PC$  computes the partial result corresponding to the operation executed for the trace  $C_i$  and a part

of the secret data SD to be determined which is supposed here to be equal to the index g. In the example of step S23, the partial result of the operation OPR is computed by applying an operation OPk to the data M[i] and to the part of the secret data SD set to be equal to the index g. The operation OPk(M[i], g) may provide a part of the result of the operation OPR(M[i]) (=OPR(M[i], SD)) executed in step S2. The result provided by the operation OPk is processed by a surjective function F2k that supplies a value VL. In step S24, the processing unit PC sets index l to 0. In step S25, the processing unit PC increments a value stored in the 4-dimensional table CHK, at a location designated by the indices k, TGk(g), TVk(VL) and l, by the value HT[k,i,l] at the indexes k, i and l in the table HT corresponding to the data M[i]. TGk(g) and TVk(VL) are transformations depending on the partial operation k such that the indexes g and VL are comparable between all the partial operations of the selected partial operations.

**[0057]** Figure 6 illustrates an example of a table CHK in which each location CHK[g,VL] designated by the indices g and VL contains a table obtained by combining several tables HT according to the values TGk(g) and TVk(VL), VL being obtained in step S23. In step S26, the element MHT[k,TGk(g),TVk(VL)] in the table MHT designated by the indexes k, TGk(g) and TVk(VL) is incremented by the value HT[k,i,l] at the indexes k, i and l in the table HT. In step S27, the index l is incremented by one (1).

**[0058]** In step S28, the index l is compared with its maximum value l<sub>kx</sub> considering the number of possible distinct values provided by the function F1 k used in step S7. If the index l is lower than or equal to its maximum value l<sub>kx</sub>, steps S25 to S28 are executed again, otherwise (when index l is greater than its maximum value l<sub>kx</sub>), steps S29 and S30 are executed.

**[0059]** In step S29, the processing unit PC increments the index g by one (1). In step S30, the processing unit PC compares the index g with its maximum value g<sub>kx</sub> depending on the partial operation k, considering the number of possible distinct values for the considered part of the secret data. If the index g is lower than or equal to the maximum value g<sub>kx</sub>, a new iteration from step S23 to step S30 is executed, otherwise (when index g is greater than its maximum value g<sub>kx</sub>), steps S31 and S32 are executed. In step S31, the processing unit PC increments the index i by one (1) to process another table HT[k,i]. In step S32, the processing unit PC compares the index i with its maximum value i<sub>x</sub> corresponding to the number of traces C<sub>i</sub> generated. If the index i is lower than or equal to the maximum value i<sub>x</sub>, steps S22 to S32 are executed again, otherwise (when index i is greater than its maximum value i<sub>x</sub>), step S33 and S34 are executed. In step S33, the processing unit PC increments the index k by one (1) to process another partial operation k. In step S34, the processing unit PC compares the index k with its maximum value k<sub>x</sub> corresponding to the number of selected partial operations of the operation OPR. If the index k is lower than or equal to the maximum value k<sub>x</sub>, steps S21 to S34 are executed again, otherwise (when index k is greater than its maximum value k<sub>x</sub>), step S35 is executed. In step S35, the table CHK is provided to following steps illustrated in Figure 4C. In step S35, each table of cumulative totals contained in the table CHK at the location [k,TGk(g),TVk(VL)] contains the following values:

$$CHK[k, TGk(g), TVk(VL), 0..lx] = \sum_{M[i]} HT_{M[i]}[k, i, 0..lx] \quad (1)$$

the data M[i] to be taken into account in the above sum being such that F2k(OPk(M[i],g)) = VL.

**[0060]** Figure 4C illustrates steps S40 to S50 of processing the table CHK. The processing unit PC first executes steps S40 to S46. In step S40, the processing unit PC sets index g to 0 and initializes a table CH. In step S41, the processing unit PC sets index VL to 0. In step S42, the processing unit PC sets index l to 0. In step S43, the processing unit PC computes for each value of the index k (between 0 and k<sub>x</sub>) the ratio CHK[k,g,VL,l]/MHT[k,g,VL] of the value CHK[k,g,VL,l] at the indexes k, g, VL and l in the table CHK, divided by the value MHT[k,g,VL] in the table MHT at the indexes k, g and VL in the table MHT. The computed ratios CHK[k,g,VL,l]/MHT[k,g,VL] which represent probability densities corresponding to respective partial results or operations k are combined together by a function GF and stored in the 3-dimensional table CH, at a location designated by the indices g, VL and l. The function GF can subject each of the computed ratio to a transformation depending on the partial operation k such that the function GF can combine comparable data. In the simplest case, the transformation GF is a simple addition of the computed ratios.

**[0061]** In step S44, the index l is incremented by one (1). In step S45, the index l is compared with its maximum value l<sub>x</sub> considering the number of possible distinct values provided by the functions F1k depending on all the partial operations k. If the index l is lower than or equal to its maximum value l<sub>x</sub>, steps S43 to S45 are executed again, otherwise (when index l is greater than its maximum value l<sub>x</sub>), steps S46 and S47 are executed. In step S46, the index VL is incremented by one (1). In step S47, the index VL is compared with its maximum value VL<sub>x</sub> considering the number of possible distinct values provided by the functions F2k and TVk depending on the partial operations k. If the index VL is lower than or equal to its maximum value VL<sub>x</sub>, steps S42 to S47 are executed again, otherwise (when index VL is greater than its maximum value VL<sub>x</sub>), steps S48 and S49 are executed. In step S48, the index g is incremented by one (1). In step S49, the index g is compared with its maximum value g<sub>x</sub> considering the number of possible distinct values provided by

the transformations TG<sub>k</sub> depending on the partial operations k. If the index g is lower than or equal to its maximum value g<sub>x</sub>, steps S41 to S49 are executed again, otherwise (when index g is greater than its maximum value g<sub>x</sub>), step S50 is executed.

**[0062]** In step S50, the processing unit PC performs a statistical analysis of the table CH to determine whether a value of the index g corresponds to the part of the secret data searched for. For this purpose, it is considered that the information resulting from a leakage of the secret data have been accumulated in the locations of a row g of the table CH, whereas the information independent from the secret data is distributed randomly or uniformly in the table CH. As a result, if a row of index g of the table CH contains higher values than in the rest of this table, the value of the index g at this row of the table CH corresponds to the value of the part of the secret data SD searched for. In this case, it can be considered that the secret data SD has leaked into the collected data forming the traces C<sub>i</sub>.

**[0063]** The functions F1<sub>k</sub> and F2<sub>k</sub> may vary for each partial operation or operation result k and can be chosen so as to correspond to the leakage pattern of the circuit or the software program to be tested when the partial operation is executed. Therefore, the functions F1<sub>k</sub> and F2<sub>k</sub> may be the same or different from each other, and may be chosen to maximize (increase, etc.) the probability of discovering a secret data manipulated by the circuit. For example, each of the functions F1<sub>k</sub> and F2<sub>k</sub> may be one of the following functions:

- the identity function,
- a function (e.g. in the form  $F(x) = a \cdot x + b$ ), with a resultant value that could be reduced to a value corresponding to a Hamming weight, for example between values 0 and 8 when x is encoded on 8 bits,
- a function that computes a Hamming weight of a value provided at input of the function, for example the number of bits at 1 of the binary coded value, or
- a function that computes a Hamming distance with another value, for example the difference between the numbers of bits at 1 of these two values.

**[0064]** It is noted that the choice of the functions F1<sub>k</sub> and F2<sub>k</sub> may impact both the complexity of the statistical processing of the table CH to be performed to determine the considered part of the secret data, and the success of the statistical processing to determine the value of the part of the secret data searched for.

**[0065]** The part of the secret data searched for by executing steps of Figures 4A, 4B, 4C may for example be defined on 8 or 16 bits. In the case of 8 bits, the index g is successively allocated to all the values between 0 and 255 (or 1 and  $256=2^8$ ). It is noted that the order in which the values of g are tested is not significant for the result of the test. The part of the secret data searched for may also be defined on wider words such as on 16, 32 or 64 bits, or on smaller words such as 4 or 6 bits..

**[0066]** Another part of the secret data SD may be determined by executing steps of Figures 4A, 4B, 4C using the values of the previously determined parts of the secret data, and by forcing another part of the secret data to the different possible values of the index g. For this purpose, the same parts ECK<sub>i</sub> of the traces C<sub>i</sub> or other parts of these traces can be extracted in step S5.

**[0067]** It is noted that the value sets forming the traces C<sub>i</sub> may have been collected (steps S2 and S3) before executing the other steps in Figure 4A.

**[0068]** The operation OPR applied to the secret data SD and to the input data M[i] may be one or a combination of the following operations:

- a symmetrical or asymmetrical encryption or decryption operation, the secret data SD being the encryption or decryption key,
- a cryptographic operation involving an elliptic curve,
- an authentication operation such as a message authentication code computation (i.e. HMAC), and
- a signature operation or signature verification, using the secret data SD.

**[0069]** The partial operations k may be one or a combination of the following operations:

- a modular or non-modular multiplication by the secret data ( $M[i] \times SD$ ),
- an XOR logic operation (Exclusive OR) with a part of the secret data and a part of the input data ( $M[i] \text{ XOR } SD$ ),
- a partial operation of a modular exponentiation operation, the secret data SD being used as exponent ( $M[i]^{SD} \text{ mod } n$ , n being known),
- a partial operation of a modular reduction operation,
- a substitution operation by a value selected in a substitution table using a part of the input data (SBOX[M[i]], SBOX being the substitution table), and
- an operation combining an XOR logic operation applied to a part of the secret data and the substitution operation replacing the result of the logic operation with a value selected in a substitution table using the result of the XOR

operation (SBOX[M[i] XOR SD]),

- an operation processing a processor word in an AES or DES round, such as AddRoundKey, SubBytes, MixColumns,
- an operation combining an arithmetic operation (addition, subtraction) operation applied to a part of the secret data.

5 **[0070]** More generally, this operation must enable a part of the final value of the operation to be computed based solely on a part of the secret data and an input data.

**[0071]** For example, the MixColumns operation of AES algorithm manipulates processor words X, 2·X and 3·X where X = SBOX(M[i] XOR g) and g is one byte of the secret data SD. The partial results combined at step S43 can be computed at step S23 by performing the operation VL = SBOX(M[i] XOR g (k=0), 2·VL (k=1) and 3·VL = 2·VL XOR VL (k=2).

10

$$CH[g, VL, l] = \sum_{k=0}^{kx} \left[ \frac{CHK[k, g, VL, l]}{MHT[k, g, VL]} \right] \quad (2)$$

15

**[0072]** According to another example, it is usual that a value X leaks during the execution of an algorithm, and the same value leaks in another way, like X XOR 0xF for instance. It is possible to aggregate the probability density functions by combining the values of the table CHK as follows:

20

$$CH(VL, g) = CHK(k=0, VL, g) + CHK(k=1, 8-VL, g),$$

for each VL = 0..8 and g = 0..256.

25

**[0073]** According to another example directed to the DES algorithm, different intermediate values are manipulated along one round execution. The partial results combined at step S43 can be computed at step S23 for index k by performing the operation X = SBOX(g XOR EP(RO[i]), where EP is the DES expansive permutation, and RO[i] is the left 32-bit part of the 64-bit of the input word M[i]. When index k=0, VL = SBOX(g XOR EP(RO)[i]) is a word of 4 bits related to 6 bits g of the 1 st round key. When k=1, VL = EP(R1[i]), is the input of the XOR operation at the beginning of the 2nd round estimating a word of 6 bits related to the same 6 bits g of the 1st round key. In this example, the functions F1k, F2k and TVk can be the function giving the Hamming weight of a binary value. The functions TGk and GF can be defined to transform a Hamming weight of a 6-bit word to a Hamming weight of a 4-bit word, such that (for each value of indexes g and l):

30

35

$$CH(VL=0) = CHK(k=0, VL=0) + CHK(k=1, VL=0), \quad (3)$$

$$CH(VL=1) = CHK(k=0, VL=1) + CHK(k=1, VL=1), \quad (4)$$

40

$$CH(VL=2) = CHK(k=0, VL=2) + CHK(k=1, VL=2) + CHK(k=1, VL=3) + CHK(k=1, VL=4), \quad (5)$$

45

$$CH(VL=3) = CHK(k=0, VL=3) + CHK(k=1, VL=5), \quad (6)$$

50

$$CH(VL=4) = CHK(k=0, VL=4) + CHK(k=1, VL=6). \quad (7)$$

Each value of the table CHK above can be divided by the corresponding value of the table MHT according to equation (2).

55

**[0074]** Another example is directed to an asymmetrical cryptography algorithm using long integer multiplications, i.e. multiplication of long binary words encoded on more than one processor word. Generally, the long integer multiplication algorithms divide the long binary words to be multiplied into processor words which are multiplied together. An example of algorithm of multiplication of a long integer word X[0..b] of b+1 binary words by another long integer word Y[0..b] of b+1 binary words is shown below:

Algorithm 1

```

For bx = 0 to 2b+1, W[bx] = 0
For bx = 0 to b, do:
  C = 0
  For by = 0 to b, do:
    UV = W[bx+by]+X[bx]·Y[by] + C
    W[bx+by] = V
    C = U
  End For
  W[bx+b] = C
End For
Return W

```

where  $W[bx]$ ,  $X[bx]$ ,  $Y[by]$ ,  $U$  and  $V$  represent processor binary words or binary words smaller of the same size.

**[0075]** The partial results combined at step S43 can be computed at step S23 for the values of index  $k$  by computing the words  $X[bx]$ ,  $Y[by]$ ,  $W[bx]$ ,  $UV$  and/or  $C$  and for one of more of the values of  $bx$  from 0 to  $b$  for  $X$  and  $Y$ , and from 0 to  $2b+1$  for  $W$ . In this example, the functions  $F1 k$ ,  $F2k$ ,  $TVk$  and  $TGk$  can be the identity function, and the function  $GF$  used at step S43 can perform a sum of each value  $CHK[k,g,VL,l]$  or a sum of each value  $CHK[k,g,VL,l]$  divided by  $MHT[k,g,VL]$  for each value of the index  $k$  according to equation (2).

**[0076]** Asymmetrical cryptography algorithms can use modular exponentiation operations applied to long binary words encoded on more than one processor word. An example of modular exponentiation algorithm of a long integer word  $X[0..b]$  of  $b+1$  binary words by another long integer  $(d+1)$ -bit word  $D[0..d]$  modulo a modulus  $N[0..n]$  of  $n+1$  binary words is shown below:

```

Algorithm 2
A = 1
For dx = d to 0, do
  A = (A·A)mod N
  If D[dx] = 1 then A = (A·X)mod N
End For
Return A

```

where  $X[bx]$  and  $N[bn]$  represent processor binary words or binary words smaller of the same size (with  $bx = 0, \dots b$  and  $bn = 0, \dots n$ ),  $A \cdot A$  and  $A \cdot X$  are long modular integer multiplications performed for example according to algorithm 1 and  $D[dx]$  represents one bit of the exponent  $D$ .

**[0077]** The partial results combined at step S43 can be computed at step S23 for the values of index  $k$  by computing the words  $X[bx]$  and  $A[bx]$  for one of more of the values of  $bx$  from 0 to  $b$ , where  $X[bx]$ ,  $A[bx]$  are processor words or words smaller of the same size, and for several supposed values or all possible values of a part of the exponent bits  $D[dx]$ . In this example, the functions  $F1 k$ ,  $F2k$ ,  $TVk$  and  $TGk$  can be the identity function, and the function  $GF$  used at step S43 can perform a sum of each value  $CHK[k,g,VL,l]$  or a sum of each value  $CHK[k,g,VL,l]$  divided by  $MHT[k,g,VL]$  for each value of the index  $k$  according to equation (2).

**[0078]** For a cryptographic algorithm based on an elliptic curve, the modular exponentiation is replaced by a scalar multiplication of a point on an elliptic curve performed by modular arithmetic operations. All the partial results provided by these modular arithmetic operations can be used to compute the partial results at step S23.

**[0079]** The statistical analysis applied to the table  $CH$  can consider that this table contains a distribution of probability densities and measure dependency between this distribution and a reference distribution computed from the supposition of a value for the secret data part searched for. To measure dependency between two distributions, the statistical analysis can implement statistical tests such as CHI-squared test, and mutual information test.

**[0080]** Figure 7 illustrates steps S60 to S85 of an example of statistical processing of the table  $CH$  to attempt to determine the value of the part of the secret data  $SD$  searched for. Steps S60 to S66 are successively executed. In step S60, the index  $g$  is set to 0 and all the locations of a table  $TT$  are set to 1. In step S61, the index  $VL$ , a variable  $MXY$  and all the locations of a table  $SHT$  are set to 0. In step S62, the index  $l$  is set to 0. In steps S63 and S64, the value at index  $l$  in the table  $SHT$  and the variable  $MXY$  are incremented by the value  $CH[g,VL,l]$  in the table  $CH$  at indexes  $g$ ,  $VL$  and  $l$ . In step S65, the index  $l$  is incremented by one (1). In step S66, the index  $l$  is compared with its maximum value  $lx$ . If the index  $l$  has reached its maximum value  $lx$ , steps S67 and S68 are executed, otherwise a new iteration from step S63 is executed. In step S67, the index  $VL$  is incremented by one (1). In step S68, the index  $VL$  is compared with its maximum value  $VLx$ . If the index  $VL$  has reached its maximum value  $VLx$ , steps S69 to S74 are executed, otherwise a new iteration from step S62 is executed.

**[0081]** In step S69, the index  $VL$  is set to 0. In step S70, the index  $g$  and all the locations of a table  $IT$  are set to 0. In step S71, the index  $l$  and a variable  $SXY$  are set to 0. In step S72, the variable  $SXY$  is incremented by the value  $CH[g,VL,l]$

in the table CH, selected by the indices g, VL, and I. In step S73, the index I is incremented by one (1). In step S74, the index I is compared with its maximum value Ix. If the index I has reached its maximum value Ix, steps S75 and S79 are executed, otherwise a new iteration from step S72 is executed.

**[0082]** In step S75, the index I is set to 0. In step S76, a variable T receives the value CH[g,VL,I] contained in the table CH, selected by the indices g, VL, and I, this value being divided by the variable SXY. In step S77, the value IT[g] at the location g in the table IT is incremented by the squared result of of the difference between the value of the variable T and the value SHT[I] stored in the table SHT, designated by index I, the value SHT[I] being divided by the variable MXY. In step S78, the index I is incremented by one (1). In step S79, the index I is compared with its maximum value Ix. If the index I has reached its maximum value Ix, steps S80 to S82 are executed, otherwise a new iteration from step S76 is executed.

**[0083]** In step S80, the value TT[g] designated by the index g in the table TT is updated by being multiplied by the value IT[g] computed in steps S76 and S77, executed Ix times. In step S81, the index g is incremented by one (1). In step S82, the index g is compared with its maximum value gx. If the index g is greater than its maximum value gx, steps S83 and S84 are executed, otherwise a new iteration from step S71 is executed. In step S83, the index VL is incremented by one (1). In step S8, the index VL is compared with its maximum value VLx. If the index VL is greater than its maximum value VLx, step S85 is executed, otherwise a new iteration from step S70 is executed. In step S75, the table TT is returned as result of the statistical analysis.

**[0084]** Therefore, upon the last iteration of the processing loop including steps S62 to S72, the tables IT and TT contain the following values:

$$IT[g, VL] = \sum_{I=0}^{Ix} \left[ \frac{CH[g, VL, I]}{SXY[g, VL]} - \frac{SHT[g1, I]}{MXY[g1]} \right]^2 \quad (8)$$

$$TT[g] = \prod_{VL=0}^{VLx} IT[g, VL] \quad (9)$$

$$SXY[g, VL] = \sum_{I=0}^{Ix} CH[g, VL, I] , \quad SHT[g, I] = \sum_{VL=0}^{VLx} CH[g, VL, I] , \quad MXY[g] = \sum_{I=0}^{Ix} SHT[g, I] ,$$

where

and g1 is any value of index g between 0 and gx (g1=0 in the example of Figure 7).

If the secret data SD leaked when executing the operation OPR, a location of the table TT contains a much higher value than the other values stored in this table. The result is that the part of the secret data SD searched for is equal to the index g of the highest value in the table TT.

**[0085]** It is noted that the values of the table IT can be added rather than being multiplied in step S80 corresponding to the equation (8). The implementation of a multiplication operation merely enables the differences between the values of the table TT to be increased, and thus the highest value corresponding to the part of the secret data searched for to be better highlighted. It is also possible to consider applying the logarithm function to the values of the table IT and performing an additive accumulation of the logarithm values obtained, in the table TT. When the values of the tables IT are added, they can be weighted as follows:

$$TT[g] = \frac{1}{ix} \sum_{VL=0}^{VLx} SXY[g, VL] \cdot IT[g, VL] . \quad (10)$$

**[0086]** The CHI-squared test can be implemented by dividing the values in the table IT by the values SHT[g1,I]/MXY[g1]:

$$IT[g, VL] = \sum_{l=0}^{lx} \left[ \frac{\frac{CH[g, VL, l] - SHT[g1, l]}{SXY[g, VL]} \cdot \frac{SHT[g1, l]}{MXY[g1]}}{\frac{SHT[g1, l]}{MXY[g1]}} \right]^2 \quad (11)$$

[0087] Figure 8 illustrates steps S90 to S113 of another example of statistical processing of the table CH to attempt to determine the value of a part of the secret data SD searched for. This processing is based on the Shannon entropy function. Steps S90 to S95 are successively executed. In step S90, the index g and all the locations of the table TT are set to 0. In step S91, the index VL and a variable MXY are set to 0. In step S92, the index l is set to 0. In step S93, the variable is incremented by value CH[g,VL,l] selected in the table CH, by the indices g, VL, and l. In step S94, the index l is incremented by one (1). In step S95, the index l is compared with its maximum value lx. If the index l has reached its maximum value lx, steps S96 and S97 are executed, otherwise a new iteration from step S93 to step S95 is executed.

[0088] In step S96, the index VL is incremented by one (1). In step S97, the index VL is compared with its maximum value VLx. If the index VL has reached its maximum value VLx, steps S98 to S102 are executed, otherwise a new iteration from step S92 to step S97 is executed.

[0089] In step S98, the index VL is set to 0. In step S99, the index l and a variable SXY are set to 0. In step S100, the variable SXY is incremented by the value CH[g,VL,l] selected in the table CH, by the indices g, VL, and l. In step S101, the index l is incremented by one (1). In step S102, the index l is compared with its maximum value lx. If the index l has reached its maximum value lx, steps S103 to S107 are executed, otherwise a new iteration from step S100 to step S102 is executed. In step S103, the index l and a variable PXY are set to 0. In step S104, a variable VXY receives the value CH[g,VL,l] selected in the table CH by the indices g, VL, and l, this value being divided by the variable SYX computed by iterations from step S100 to S102. In step S105, the variable PXY is incremented by the product of the variable VXY by the logarithm (for example in base 2) of the variable VXY. In step S106, the index l is incremented by one (1). In step S107, the index l is compared with its maximum value lx. If the index l has reached its maximum value lx, steps S108 to S110 are executed, otherwise a new iteration from step S104 to step S107 is executed.

[0090] In step S108, the value TT[g] designated by the index g in the table TT is updated by subtracting from it the product of the value SXY divided by the variable MXY multiplied by the variable PXY. In step S109, the index VL is incremented by one (1). In step S110, the index VL is compared with its maximum value VLx. If the index VL is greater than its maximum value VLx, steps S111 and S112 are executed, otherwise a new iteration from step S99 is executed. In step S111, the index g is incremented by one (1). In step S112, the index g is compared with its maximum value gx. If the index g is greater than its maximum value gx, step S113 is executed, otherwise a new iteration from step S98 is executed. In step S113, the table TT is returned as result of the statistical analysis.

[0091] Therefore, upon the last iteration, after step S112, the table TT contains the following values:

$$TT[g] = - \sum_{VL=0}^{VLx} \left[ \frac{SXY[g, VL]}{MXY[g1]} \cdot \sum_{l=0}^{lx} (VXY[g, VL, l] \cdot \log(VXY[g, VL, l])) \right] \quad (12)$$

where  $VXY[g, VL, l] = \frac{CH[g, VL, l]}{SXY[g, VL]}$ ,  $MXY[g] = \sum_{VL=0}^{VLx} \sum_{l=0}^{lx} CH[g, VL, l]$ ,  $g1$  is any value of index g between 0 and  $gx$  ( $g1=0$  in the example of Figure 8), and

$$SXY[g, VL] = \sum_{l=0}^{lx} CH[g, VL, l]$$

is computed for each of the values of the indices g and VL, and each value of the index g represents a possible value of the part of the key searched for. If the secret data SD leaked when processing the operation OPR, a location of the table TT contains a much higher value than the other values stored in this table. The result is that the part of the secret data SD searched for is equal to the index g of the highest value in the table TT.

[0092] Figures 9 and 10 show curves CC1, CC2 illustrating an example of content of the table TT as a function of the index g. The curve CC1 was obtained by executing the steps in Figure 7, and the curve CC2 was obtained by executing the steps in Figure 8. In the example of Figures 10 and 11, the index g has a length of one byte (thus varying from 0 to 255), and curves CC1 and CC2 have been obtained from a number of traces Ci of the order of 500,000. Curves CC1

and CC2 have a clear peak at the value  $g = 168$  compared to the other values contained in the table TT. The value of the peak in the curve CC1 is greater than about thirty times the other values of the table TT. In the curve CC2, the value of the peak is greater than three times the other values of the table TT. Depending on the statistical processing of the table CH, it may be considered that the part of the secret data searched for leaks when a peak is obtained that remains

at a value greater than 0.9 times the closest value, by increasing the number of analyzed traces  $C_i$ .  
**[0093]** Circuits, such as integrated circuits, as described herein, can successfully pass known qualification or certification procedures, the designers of these circuits provide counter-measures the most conventional of which involve introducing a time variable. This arrangement can be made by causing the duration of the clock cycle supplied to the circuit to vary randomly, or by introducing dummy processing cycles or operations at times chosen randomly. The calculation of the values in the tables HT enables the time aspect to be removed from the analyzed values, and avoids having to synchronize the different traces of the analyzed values. Provided that information concerning the secret data searched for is in the analyzed data, the test method previously described may enable all or part of the secret data to be determined. The combination of signals for several partial results or operations performed at step S43 can take advantage of data leakages that can be observed at different steps of a computation. The observed partial operations are not required to behave the same or have a same leakage model or be synchronized in all the traces.

**[0094]** The methods disclosed therein are compatible with so-called "n-order tests" which are based on analysis of a set of signal traces each being obtained by combining  $n$  parts extracted from a same respective trace or from signal traces acquired simultaneously from the tested device or software.

## References cited

### [0095]

[1] P. C. Kocher, "Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems" In Neal Koblitz, editor, *Advances in Cryptology - CRYPTO '96*, volume 1109 of *Lecture Notes in Computer Science*, pages 104-113. Springer, 1996.

[2] P. C. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis" In M. J. Wiener, editor, *Advances in Cryptology - CRYPTO '99*, volume 1666 of *Lecture Notes in Computer Science*, pages 388-397. Springer, 1999.

[3] E. Brier, C. Clavier, and F. Olivier, "Correlation Power Analysis with a Leakage Model" In M. Joye and J.-J. Quisquater, editors, *Cryptographic Hardware and Embedded Systems - CHES 2004*, volume 3156 of *Lecture Notes in Computer Science*, pages 16-29. Springer, 2004.

[4] J.-J. Quisquater, "ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards", *Smart Card Programming and Security*, Springer Berlin / Heidelberg, vol. 2140, 2001, p. 200-210

[5] S. Chari, J. R. Rao, and P. Rohatgi, "Template Attacks", Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) *CHES 2002*. LNCS, vol. 2523, pp. 172-186. Springer, Heidelberg (2003)

[6] B. Gierlichs, L. Batina, P. Tuyls, and B. Preneel, "Mutual Information Analysis", *CHES 2008*, volume 5154 of LNCS, pages 426-442, Springer, 2008

[7] B. Feix, H. Thiebauld, "Defeating ISO9797-1 MAC Algo 3 by Combining Side-Channel and Brute Force Techniques", *Cryptology ePrint Archive: Report 2014/702*

## Claims

### 1. A test method comprising:

acquiring a plurality of value sets ( $C_i$ ), each value set comprising values of a physical quantity or of logic signals, linked to the activity of a circuit to be tested (CT) when the circuit executes an operation (OPR) of an operation set of distinct cryptographic operations applied to a same data (SD) to be discovered;

for each value set, counting by a processing unit (PC) occurrence numbers of values transformed by a first surjective function ( $F_1 k$ ) applied to values ( $EC_i$ ) of the value set, to form an occurrence number set (HT) for the value set;

for each operation of the operation set, and each of the possible values ( $g$ ) of a part of the data to be discovered,

computing by the processing unit results of at least two distinct partial operation (OPk);  
 computing by the processing unit for each partial operation result cumulative occurrence number sets (CHK),  
 each cumulative occurrence number set being obtained by adding together the occurrence number sets corre-  
 sponding to the operations of the operation set, which when applied to a same value or equivalent value of the  
 possible values of the part of the data to be discovered, provide a partial operation result having a same  
 transformed value (VL) resulting from the application of a second surjective function (F2k);  
 combining together the cumulative occurrence number sets (CHK) corresponding to each partial operation  
 result to obtain combined cumulative occurrence number sets (CH), the combination of the cumulative occur-  
 rence number sets being performed as a function of partial operations (OPk) corresponding to the partial op-  
 eration results; and  
 analyzing by the processing unit the combined cumulative occurrence number sets to determine the part of the  
 data to be discovered, knowing that if the data to be discovered has leaked into the value sets, it is found in the  
 cumulative occurrence number sets corresponding to the value of the part of the data to be discovered.

2. The method according to claim 1, comprising selecting values (ECi) in each value set (Ci), the counting of occurrence numbers (HT) being performed on the selected values.

3. The method according to claim 1 or 2, comprising:

transmitting to the circuit a plurality of distinct commands (OPR), each command triggering the execution by the circuit of one of the operations of the operation set, applied to the data (SD) to be discovered, and during the execution by the circuit of one operation of the operation set, collecting by a measuring device, the values of one of the value sets (Ci).

4. The method according to one of claims 1 to 3, wherein the value sets (Ci) comprise:

measurements of current consumption of the circuit (CT), and/or  
 measurements of electromagnetic radiation emitted by the circuit, and/or  
 measurements of absorption of magnetic field present around the circuit, and/or  
 logic signals or digital values collected in the circuit.

5. The method according to one of claims 1 to 4, wherein each of the first and second surjective functions (F1 k, F2k) are one of the following functions:

an identity function,  
 a function providing a resultant value which is then reduced to a value corresponding to a Hamming weight,  
 a function providing the Hamming weight of the value to which the function is applied, or  
 a function providing a Hamming distance between a value and a preceding value to which the function is applied.

6. The method according to one of claims 1 to 5, comprising rejecting the circuit (CT) or the program executed by the circuit if the analyzing step determines the part of the data to be discovered.

7. The method according to one of claims 1 to 6, wherein the steps of computing an operation result for each of the possible values (g) of a part of the data (SD) to be discovered, of computing the cumulative occurrence number sets (CHK), of combining the cumulative occurrence number sets and of analyzing the combined cumulative occurrence number sets (CH) are performed for a previously determined part of the data to be discovered and another part of the data to be discovered.

8. The method according to one of claims 1 to 7, wherein the selected values (ECi) in each value set (Ci) comprise:

consecutive values of the value set, and/or  
 non-consecutive values of the value set, and/or  
 local extremum values of the value set, and/or  
 all the values of the value set.

9. The method according to one of claims 1 to 8, wherein the operations (OPR) of the operation set comprise applying a single operation (OPR) to the data (SD) to be discovered and to an input data of a set of input data (M[i]).

10. The method according to one of claims 1 to 9, wherein the partial operations comprise at least a part of one of the following operations:

- 5 a symmetrical or asymmetrical encryption or decryption operation,
- a signature operation,
- an authentication operation,
- a modular or non-modular multiplication by the data to be discovered,
- a logic Exclusive OR operation with the data to be discovered,
- 10 a modular exponentiation operation, the data to be discovered being used as exponent,
- a scalar multiplication operation of a secret data by a point on an elliptic curve,
- a modular reduction operation, the data to be discovered being used as modulus,
- a substitution operation by a value selected in a substitution table using the input value,
- an arithmetic operation applied to the data to be discovered,
- 15 a partial operation performed within an AES or DES round, and
- an operation combining a logic Exclusive OR operation with the data to be discovered and a substitution operation replacing the result of the logic operation with a value selected in a substitution table using the result of the logic operation.

11. The method according to one of claims 1 to 10, wherein the analysis of the combined cumulative occurrence number sets (CH) comprises:

- 20 for each combined cumulative occurrence number set (CH), computing a normalized cumulative occurrence number (CH/SXY) by dividing the combined cumulative occurrence number by a corresponding total number of occurrence numbers (SXY) accumulated in the combined cumulative occurrence number set,
- 25 for each possible value (g) of the part of the data to be discovered and each value of the transformed partial result (VL), computing a sum of squared differences (IT), between each normalized cumulative occurrence number corresponding to the possible value of the part of the data to be discovered and the value of the transformed partial result, and an average value (SHT/MXY) of the cumulative occurrence numbers,
- 30 for each possible value of the part of the data to be discovered, computing a cumulative total (TT) of difference sums corresponding to the values of the transformed partial results, and
- comparing with each other the cumulative totals of difference sums, and detecting whether one of the cumulative totals of difference sums for a possible value of the part of the data to be discovered is greater than the other cumulative totals of difference sums.

12. The method according to one of claims 1 to 10, wherein the analysis of the combined cumulative occurrence number sets comprises:

- 35 for each possible value (g) of the part of the data to be discovered and each value (VL) of the transformed partial result, computing a cumulative total (SXY) of the cumulative occurrence numbers,
- 40 for each occurrence number in the combined cumulative occurrence number sets (CH), computing a normalized cumulative total (VXY) by dividing the combined cumulative occurrence numbers by the corresponding cumulative total, and computing the product of the normalized cumulative total by the logarithm of the normalized cumulative total,
- 45 for each possible value of the part of the data to be discovered and each value of the transformed partial result, computing a sum (PXY) of the products corresponding to the possible value of the part of the data to be discovered and the value of the transformed partial result,
- for each possible value of the part of the data to be discovered, computing a cumulative total (TT) of the product sums corresponding to the values of the transformed partial results, each product sum being multiplied by an average value of the cumulative total (SXY/MXY) corresponding to the possible values of the part of the data
- 50 to be discovered and the value of the transformed partial result, and
- comparing with each other the cumulative totals of product sums, and detecting whether one of the cumulative totals of product sums for a possible value of the part of the data to be discovered is greater than the other cumulative totals of product sums.

13. A system for testing a circuit, the system comprising:

- 55 a measuring device (MD) configured to acquire a plurality of value sets (Ci), each value set comprising values of a physical quantity or of logic signals, linked to the activity of a circuit to be tested (CT) during the execution

**EP 3 447 509 A1**

by the circuit of an operation (OPR) of an operation set of distinct cryptographic operations applied to a same data (SD) to be discovered, and  
a processing unit (PC) configured to implement the method according to one of claims 1 to 12.

5 **14.** The system according to claim 13, comprising a measuring probe (PB) coupled to the measuring device (MD) for acquiring traces (Ci) linked to the activity of the circuit (CT).

**15.** A computer program product comprising code portions which when executed by a computer configure the computer to carry out the steps of the method according to one of claims 1 to 12.

10

15

20

25

30

35

40

45

50

55




Fig. 1




Fig. 2




Fig. 3




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10



EUROPEAN SEARCH REPORT

Application Number  
EP 17 18 7086

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	"Information technology - Security techniques - Testing methods for the mitigation of non-invasive attack classes against cryptographic modules", ISO/IEC 17825:2016, IEC, 3, RUE DE VAREMBÉ, PO BOX 131, CH-1211 GENEVA 20, SWITZERLAND, 4 January 2016 (2016-01-04), pages 1-46, XP082000407, [retrieved on 2016-01-04] * paragraph [0008] - paragraph [0010] *	1-15	INV. G01R31/317 G09C1/00 H04L9/00
X	US 2011/246119 A1 (FEIX BENOIT [FR] ET AL) 6 October 2011 (2011-10-06) * paragraph [0065] - paragraph [0084] * * paragraph [0102] - paragraph [0178] * * figures 5-10 *	1-15	
T	Gilbertgoodwill ET AL: "Atestingmethodologyforside?channelresistancevalidation", 1 January 2011 (2011-01-01), XP055303563, Retrieved from the Internet: URL:http://csrc.nist.gov/news_events/non-invasive-attack-testing-workshop/papers/08_Goodwill.pdf [retrieved on 2016-09-19] * paragraph [0002] *		TECHNICAL FIELDS SEARCHED (IPC)  G01R G09C H04L
The present search report has been drawn up for all claims			
Place of search <b>Munich</b>		Date of completion of the search <b>22 February 2018</b>	Examiner <b>Bec, Thierry</b>
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 03.02 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 17 18 7086

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22-02-2018

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2011246119	A1	06-10-2011	NONE
-----			

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

## REFERENCES CITED IN THE DESCRIPTION

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

## Non-patent literature cited in the description

- Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. **P. C. KOCHER**. Advances in Cryptology - CRYPTO '96, volume 1109 of Lecture Notes in Computer Science. Springer, 1996, vol. 1109, 104-113 [0095]
- Differential Power Analysis. **P. C. KOCHER ; J. JAFFE ; B. JUN**. Advances in Cryptology - CRYPTO '99, volume 1666 of Lecture Notes in Computer Science. Springer, 1999, vol. 1666, 388-397 [0095]
- Correlation Power Analysis with a Leakage Model. **E. BRIER ; C. CLAVIER ; F. OLIVIER**. Cryptographic Hardware and Embedded Systems - CHES 2004, volume 3156 of Lecture Notes in Computer Science. Springer, 2004, vol. 3156, 16-29 [0095]
- ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards. **J.-J. QUISQUATER**. Smart Card Programming and Security. Springer, 2001, vol. 2140, 200-210 [0095]
- Template Attacks. **S. CHARI ; J. R. RAO ; P. ROHATGI**. CHES 2002. LNCS. Springer, vol. 2523, 172-186 [0095]
- Mutual Information Analysis. **B. GIERLICHS ; L. BATINA ; P. TUYLS ; B. PRENEEL**. CHES 2008, volume 5154 of LNCS. Springer, 2008, vol. 5154, 426-442 [0095]
- Defeating ISO9797-1 MAC Algo 3 by Combining Side-Channel and Brute Force Techniques. **B. FEIX ; H. THIEBEAULD**. Cryptology ePrint Archive: Report 2014/702. 2014 [0095]