<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ep-patent-document PUBLIC "-//EPO//EP PATENT DOCUMENT 1.5//EN" "ep-patent-document-v1-5.dtd">
<!-- This XML data has been generated under the supervision of the European Patent Office -->
<ep-patent-document id="EP18215834A1" file="EP18215834NWA1.xml" lang="en" country="EP" doc-number="3675144" kind="A1" date-publ="20200701" status="n" dtd-version="ep-patent-document-v1-5">
<SDOBI lang="en"><B000><eptags><B001EP>ATBECHDEDKESFRGBGRITLILUNLSEMCPTIESILTLVFIROMKCYALTRBGCZEEHUPLSKBAHRIS..MTNORSMESMMAKHTNMD..........</B001EP><B005EP>J</B005EP><B007EP>BDM Ver 1.7.2 (20 November 2019) -  1100000/0</B007EP><B053EP>Amended claims in accordance with Rule 137(2) EPC.</B053EP></eptags></B000><B100><B110>3675144</B110><B120><B121>EUROPEAN PATENT APPLICATION</B121></B120><B130>A1</B130><B140><date>20200701</date></B140><B190>EP</B190></B100><B200><B210>18215834.5</B210><B220><date>20181224</date></B220><B240><B241><date>20200331</date></B241></B240><B250>en</B250><B251EP>en</B251EP><B260>en</B260></B200><B400><B405><date>20200701</date><bnum>202027</bnum></B405><B430><date>20200701</date><bnum>202027</bnum></B430></B400><B500><B510EP><classification-ipcr sequence="1"><text>H01F  27/28        20060101AFI20190628BHEP        </text></classification-ipcr></B510EP><B540><B541>de</B541><B542>HERSTELLUNGSVERFAHREN FÜR TRANSFORMATORLEITERPLATTE UND TRANSFORMATOR DAMIT</B542><B541>en</B541><B542>MANUFACTURING METHOD OF TRANSFORMER CIRCUIT BOARD AND TRANSFORMER THEREOF</B542><B541>fr</B541><B542>PROCÉDÉ DE FABRICATION DE CARTE DE CIRCUIT DE TRANSFORMATEUR ET TRANSFORMATEUR ASSOCIÉ</B542></B540><B590><B598>1</B598></B590></B500><B700><B710><B711><snm>Wang, Eric</snm><iid>101792801</iid><irf>P 69883</irf><adr><str>No. 52, Ln. 137, Ciguang 1st St. 
Daxi Dist.</str><city>Taoyuan City 335</city><ctry>TW</ctry></adr></B711></B710><B720><B721><snm>Wang, Eric</snm><adr><str>No. 52, Ln. 137, Ciguang 1st St. 
Daxi Dist.</str><city>Taoyuan City 335</city><ctry>TW</ctry></adr></B721></B720><B740><B741><snm>Viering, Jentschura &amp; Partner mbB 
Patent- und Rechtsanwälte</snm><iid>101239391</iid><adr><str>Hamborner Straße 53</str><city>40472 Düsseldorf</city><ctry>DE</ctry></adr></B741></B740></B700><B800><B840><ctry>AL</ctry><ctry>AT</ctry><ctry>BE</ctry><ctry>BG</ctry><ctry>CH</ctry><ctry>CY</ctry><ctry>CZ</ctry><ctry>DE</ctry><ctry>DK</ctry><ctry>EE</ctry><ctry>ES</ctry><ctry>FI</ctry><ctry>FR</ctry><ctry>GB</ctry><ctry>GR</ctry><ctry>HR</ctry><ctry>HU</ctry><ctry>IE</ctry><ctry>IS</ctry><ctry>IT</ctry><ctry>LI</ctry><ctry>LT</ctry><ctry>LU</ctry><ctry>LV</ctry><ctry>MC</ctry><ctry>MK</ctry><ctry>MT</ctry><ctry>NL</ctry><ctry>NO</ctry><ctry>PL</ctry><ctry>PT</ctry><ctry>RO</ctry><ctry>RS</ctry><ctry>SE</ctry><ctry>SI</ctry><ctry>SK</ctry><ctry>SM</ctry><ctry>TR</ctry></B840><B844EP><B845EP><ctry>BA</ctry></B845EP><B845EP><ctry>ME</ctry></B845EP></B844EP><B848EP><B849EP><ctry>KH</ctry></B849EP><B849EP><ctry>MA</ctry></B849EP><B849EP><ctry>MD</ctry></B849EP><B849EP><ctry>TN</ctry></B849EP></B848EP></B800></SDOBI>
<abstract id="abst" lang="en">
<p id="pa01" num="0001">A manufacturing method of transformer circuit board (100) includes following steps: plate stamping (S1), forming a plurality of metal plates (10) with a stamping mold; primary layering (S2), layering the metal plates (10) that are in alignment with each other between two outer insulation layers (20), with an inner insulation layer (21) disposed between the two metal plates (10); primary pressing (S3), hot pressing the metal plates (10) to fix the metal plates (10) between the two outer insulation layers (20); secondary layering (S4), layering another metal plate (10) on the outer side of the two outer insulation layers (20), respectively, corresponding to the positions of the previously layered metal plates (10); secondary pressing (S5), hot pressing the metal plates (10) on the outer side of the outer insulation layers (20), and printing to form a solder mask layer (30) on the outer insulation layers (20). Finally, cutting to form a transformer circuit board (100) with low leakage inductance and high EMI shield.
<img id="iaf01" file="imgaf001.tif" wi="49" he="130" img-content="drawing" img-format="tif"/></p>
</abstract>
<description id="desc" lang="en"><!-- EPO <DP n="1"> -->
<heading id="h0001"><b>BACKGROUND OF THE INVENTION</b></heading>
<heading id="h0002"><b>1. Field of the Invention:</b></heading>
<p id="p0001" num="0001">The present invention relates to transformers, and more particularly, to a manufacturing method of transformer circuit board and transformer thereof.</p>
<heading id="h0003"><b>2. Description of the Related Art:</b></heading>
<p id="p0002" num="0002">Generally, the manufacturing process of a transformer will set up the copper wire diameter, the amount of wire rounds, and a plurality of windings according to the demands upon performance, voltage, current, inductance, leakage inductance, magnetic saturation efficiency, and layout.</p>
<p id="p0003" num="0003">A conventional manufacturing method of a transformer circuit board applies a photographing technique for manufacturing the layout. During the manufacturing process, exposing, developing, etching, boring, and electroplating operations are carried out on a copper foil, so as to<!-- EPO <DP n="2"> --> manufacture the needed layout of each layer structure. Then, the layout of each layer structures are pressed to be combined into a complete printed circuit board, which is then combined with magnetic core. During the layout manufacturing process, a chemical agent is applied for etching the surface of the copper foil. However, a lateral etching might be caused during the etching process. In other words, the upper layer of the layout is etched for a duration longer than the bottom portion of the layout. As a result, the upper layer of the layout becomes narrower than the bottom portion of the layout. Therein, the diameter of the copper foil layout varies due to lateral etching effect, thus affecting the property of the transformer.</p>
<p id="p0004" num="0004">Specifically, the lateral etching of the copper foil surface easily causes an uneven flow of glue during the combination process. As a result, recess is easily produced on the copper foil of different layer structures. More seriously, bubbles or incomplete adherence might be caused between layer structures, which might even cause the separation of layer structures, leading to the discard of products and failing to achieve a stabilized manufacturing process.<!-- EPO <DP n="3"> --></p>
<p id="p0005" num="0005">Also, the manufacturing of the copper foil layout is complicated with the use of various chemical agents, which might cause danger upon the manufacturing environment. Further, the application of chemical agents is unable to effectively control the manufacturing quality of the layout, and might also cause the lateral etching effect of the copper foil. As a result, the manufacturing efficiency and yield rate of the transformer circuit board is affected.</p>
<heading id="h0004"><b>SUMMARY OF THE INVENTION</b></heading>
<p id="p0006" num="0006">For improving the manufacturing issues of the transformer circuit board, a manufacturing method of transformer circuit board is disclosed. With the layout on the copper foil being stamping molded without the operations of exposing, developing, and etching, the lateral etching issues is resolved, and the yield rate of the transformer circuit board is improved.</p>
<p id="p0007" num="0007">For achieving the aforementioned objectives, the manufacturing method of transformer circuit board is provided, comprising steps of:
<ul id="ul0001" list-style="none" compact="compact">
<li>plate stamping, forming a plurality of metal plates with a<!-- EPO <DP n="4"> --> stamping mold, the metal plates having an alignment hole, respectively, the alignment holes being arranged in an axial alignment;</li>
<li>primary layering, layering the metal plates between two outer insulation layers and placing the metal plates in axial alignment with each other by use of the alignment holes, with an inner insulation layer disposed between two neighboring metal plates, so as to form a multi-layer structure having a plurality of metal plates and inner insulation layer;</li>
<li>primary pressing, hot pressing to combine the outer insulation layers and the inner insulation layer in a thermal melting manner to fix the metal plates between the two outer insulation layers;</li>
<li>secondary layering, layering another metal plate on an outer side of the two outer insulation layers, respectively, at a position corresponding to positions of the alignment holes of the previously layered metal plates; and</li>
<li>secondary pressing, hot pressing the metal plates on the outer side of the outer insulation layers to achieve a tight combination thereof, and printing to form a solder mask layer<!-- EPO <DP n="5"> --> on each of the outer insulation layers, and cutting to form a transformer circuit board.</li>
</ul></p>
<p id="p0008" num="0008">A transformer in accordance with an embodiment of the present invention is provided, comprising the transformer circuit board formed by the manufacturing method aforementioned.</p>
<p id="p0009" num="0009">Therefore, the metal plates of the present invention are stamped to be formed with corresponding mold, so as to replace the conventional operations of exposing, developing, and etching by use of chemical agents, thus preventing lateral etching upon copper foil from occurring and improving the yield rate of the manufacturing process of transformer circuit board. Also, consistency of the layouts on each metal plate is enhanced, thus improving the production quality and efficiency.</p>
<heading id="h0005"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading>
<p id="p0010" num="0010">
<ul id="ul0002" list-style="none" compact="compact">
<li><figref idref="f0001"><b>Fig. 1</b></figref> is a flow chart of operation steps in accordance with an embodiment of the present invention.</li>
<li><figref idref="f0002"><b>Fig. 2</b></figref> is a schematic view illustrating the structure of a<!-- EPO <DP n="6"> --> singular transformer circuit board.</li>
<li><figref idref="f0002"><b>Fig. 3</b></figref> is a schematic view illustrating the structure of each layer of metal plate.</li>
<li><figref idref="f0003"><b>Fig. 4</b></figref> is a schematic view of the operation of primary layering Step in accordance with the present invention, illustrating the second metal plate and the third metal plate placed on two sides of the inner insulation layer.</li>
<li><figref idref="f0003"><b>Fig. 5</b></figref> is a schematic view of the operation of primary layering Step, illustrating two outer insulation layers placed on the second metal plate and the third metal plate, respectively.</li>
<li><figref idref="f0004"><b>Fig. 6</b></figref> is a schematic view of the operation of primary pressing Step.</li>
<li><figref idref="f0005"><b>Fig. 7</b></figref> is a sectional view of the present invention after the primary pressing Step.</li>
<li><figref idref="f0005"><b>Fig. 8</b></figref> is a schematic view of the operation of secondary layering step, illustrating the first metal plate and the fourth metal plated placed on the outer insulation layer, respectively.</li>
<li><figref idref="f0006"><b>Fig. 9</b></figref> is a schematic view of the operation of secondary pressing step.</li>
<li><figref idref="f0007"><b>Fig. 10</b></figref> is a schematic view of the operation of boring Step.</li>
</ul><!-- EPO <DP n="7"> --></p>
<heading id="h0006"><b>DETAILED DESCRIPTION OF THE INVENTION</b></heading>
<p id="p0011" num="0011">The aforementioned and further advantages and features of the present invention will be understood by reference to the description of the preferred embodiment in conjunction with the accompanying drawings.</p>
<p id="p0012" num="0012">Referring to <figref idref="f0001 f0002 f0003 f0004 f0005 f0006 f0007"><b>Fig. 1</b> to <b>Fig. 10</b></figref>, a manufacturing method of transformer circuit board <b>100</b> and transformer thereof are provided, the method comprising following steps: plate stamping <b>S1</b>, primary layering <b>S2</b>, primary pressing <b>S3</b>, secondary layering <b>S4</b>, secondary pressing <b>S5</b>, and boring <b>S6</b>.</p>
<p id="p0013" num="0013">In plate stamping <b>S1</b> step, as shown by <figref idref="f0001 f0002"><b>Fig. 1</b> to <b>Fig. 3</b></figref>, a plurality of metal plates <b>10</b> are formed by use of a stamping mold, wherein each metal plate <b>10</b> is allowed to be formed in a different shape. In an embodiment of the present invention, each metal plate <b>10</b> is a self-adhesive copper foil, and the stamping mold for stamping each metal plate <b>10</b> is manufactured by CNC lathe or laser engraving. Therein, each metal plate <b>10</b> has an alignment hole <b>101</b> disposed at the center of the metal plate <b>10</b>, respectively, and the alignment<!-- EPO <DP n="8"> --> holes <b>101</b> are arranged in an axial alignment. As for different metal plates <b>10</b>, the inner layout of each metal plate <b>10</b> will differ according to different layering orders.</p>
<p id="p0014" num="0014">In primary layering <b>S2</b> step, as shown by <figref idref="f0001 f0002 f0003"><b>Fig. 1</b> to <b>Fig. 5</b></figref>, a plurality of metal plates <b>10</b> of each layer are equidistantly placed in a horizontal alignment, and the metal plate <b>10</b> of two neighboring layers are placed in a vertical alignment, so as to manufacture a plurality of transformer circuit boards <b>100</b> in a single time. Therefore, the manufacturing efficiency is significantly improved. However, the embodiment of the present invention is illustrated with a singular transformer circuit board <b>100</b>. Therein, the primary layering <b>S2</b> step of the transformer circuit board <b>100</b> is illustrated below. First, a plurality of metal plates <b>10</b> are vertically layered between two outer insulation layers <b>20</b>, and the metal plates <b>10</b> are arranged in alignment by the alignment holes <b>101</b>, with an inner insulation layer <b>21</b> disposed between each two neighboring metal plate <b>10</b>, so as to form a plurality of metal plates <b>10</b> and inner insulation layer <b>21</b> that are alternately layered. In an embodiment of the present invention, two<!-- EPO <DP n="9"> --> layers of metal plates <b>10</b> are layered between two outer insulation layers <b>20</b>, with a singular inner insulation layer <b>21</b> disposed between the two metal plates <b>10</b>. However, the present invention is not limited to such disclosure. The metal plates <b>10</b> between the two outer insulation layers <b>20</b> are allowed to be layered to more than two layers. Also, the outer insulation layer <b>20</b> and the inner insulation layer <b>21</b> are glass fiber resin sheets having consistent area and thickness.</p>
<p id="p0015" num="0015">Notably, the corresponding vertical positions of the metal plates <b>10</b> on each layer are important, such that any deviation will invalidate the conduction between the layouts. Therefore, the self-adhesive metal plates <b>10</b> of each layer are allowed to be manually layered or layered by use of automatic equipment. Therein, regarding to the manually layering manner, the relative positions are projected on two sides of the corresponding inner insulations through infrared rays with a layout patterns in a 1:1 scale. Next, each self-adhesive metal plate <b>10</b> is adhered on the target position on each inner insulation layer <b>21</b>. Finally, the outer insulation layers <b>20</b> are placed on each corresponding metal<!-- EPO <DP n="10"> --> plate <b>10</b>, such that the metal plate <b>10</b> are layered between two outer insulation layers <b>20</b>. Regarding the automatically layering manner, each metal plate <b>10</b> is grabbed by mechanical arm of the automatic equipment, so as to be placed on the relative position corresponding to each inner insulation layer <b>21</b>. Therefore, two metal plate <b>10</b> are accurately layered, and the outer insulation layers <b>20</b> are then placed on each metal plate <b>10</b> by the mechanical arm.</p>
<p id="p0016" num="0016">In the primary pressing <b>S3</b> step, as shown by <figref idref="f0001"><b>Fig. 1</b></figref> and <figref idref="f0004"><b>Fig. 6</b></figref>, the neighboring outer insulation layers <b>20</b> and the inner insulation layer <b>21</b> are hot-pressed by a hot press machine <b>40</b>, so as to fill the gap between the outer insulation layer <b>20</b> and the inner insulation layer <b>21</b> by thermal melting. Therefore, the metal plate <b>10</b> is fixed between the two outer insulation layers <b>20</b>, and the thermally melted combination between the outer insulation layer <b>20</b> and the inner insulation layer <b>21</b> is evenly distributed.</p>
<p id="p0017" num="0017">In the secondary layering <b>S4</b> step, as shown by <figref idref="f0001"><b>Fig. 1</b></figref>, <figref idref="f0005"><b>Fig. 7</b>, and <b>Fig. 8</b></figref>, after the primary pressing <b>S3</b>, the aforementioned manually or automatically layering process<!-- EPO <DP n="11"> --> is repeated, so as to layer another metal plate <b>10</b> on the outer side of each outer insulation layer <b>20</b> with the alignment holes <b>101</b> of each metal plate <b>10</b> being arranged in alignment. No additional insulations are needed to be placed. Therefore, the metal plate <b>10</b> is formed in a four-layer structured. For further improving the accuracy of the layering position of metal plates <b>10</b> on each layer, when the layering process is complete, the layering positions and layouts of the metal plates <b>10</b> are scanned by X-ray for preventing any deviations from existing, thus precisely improving the accuracy of the layering position of the metal plates <b>10</b>.</p>
<p id="p0018" num="0018">More specifically, the metal plate <b>10</b> of the present invention comprises a first metal plate <b>11</b>, a second metal plate <b>12</b>, a third metal plate <b>13</b>, and a fourth metal plate <b>14</b>, wherein the first metal plate <b>11</b> and the fourth metal plate <b>14</b> are disposed on the outer side of the two outer insulation layers <b>20</b>, respectively, and the second metal plate <b>12</b> and the third metal plate <b>13</b> are disposed on the inner side of the two outer insulation layers <b>20</b> and the two sides of the inner insulation layer <b>21</b>, respectively. Therefore, the inner<!-- EPO <DP n="12"> --> insulation layer <b>21</b> is positioned between the second metal plate <b>12</b> and the third metal plate <b>13</b>. Therein, the layout of the first metal plate <b>11</b> is identical to the layout of the fourth metal plate <b>14</b>, and the layout of the second metal plate <b>12</b> is identical to the layout of the third metal plate <b>13</b>, while the layout of the first metal plate <b>11</b> is different from the layout of the second metal plate <b>12</b>. As shown by <figref idref="f0002"><b>Fig. 2</b>, <b>Fig. 3</b></figref>, and <figref idref="f0005"><b>Fig. 8</b></figref>, when the metal plate <b>10</b> is alternately layered with each outer insulation layer <b>20</b> and each inner insulation layer <b>21</b>, the first metal plate <b>11</b> and the fourth metal plate <b>14</b> are horizontally presented in a mirror image; also, the second metal plate <b>12</b> and the third metal plate <b>13</b> are horizontally presented in a mirror image. Therefore, after the vertical layering process, the first metal plate <b>11</b> and the fourth metal plate <b>14</b> are structurally reversed; the second metal plate <b>12</b> and the third metal plate <b>13</b> are structurally reversed.</p>
<p id="p0019" num="0019">In the secondary pressing <b>S5</b> step, as shown by <figref idref="f0001"><b>Fig. 1</b></figref> and <figref idref="f0006"><b>Fig. 9</b></figref>, the hot press machine <b>40</b> is applied again for assuring that the first metal plate <b>11</b> and the fourth metal plate <b>14</b> are stably adhered on the two outer insulation layers<!-- EPO <DP n="13"> --> <b>20</b>, respectively.</p>
<p id="p0020" num="0020">In the boring <b>S6</b> step, as shown by <figref idref="f0007"><b>Fig. 10</b></figref>, an amount of through bores for electrical conduction are formed according to different demands. An automatic boring machine is applied for boring the layout of each metal plate <b>10</b>, so as to form the needed through bores, and the through bores of the metal plates <b>10</b> of each layer are then electroplated by a horizontal electroplating equipment. Then, a solder mask ink is coated on the outer side of each outer insulation layer <b>20</b> to undergo a screen printing process, so as to form a solder mask layer <b>30</b> on each outer insulation layer <b>20</b> for protecting the metal plates <b>10</b> exposed on the outer side of the outer insulation layer <b>20</b>, thus preventing short cut or open cut due to scrape from occurring, and achieving a solder mask function. Subsequently, the solder mask layer <b>30</b> is plated with an anti-oxidative layer for preventing the exposed solder mask layer <b>30</b> and through bores from oxidation, facilitating further soldering operation. Then, the whole metal plate <b>10</b> is cut by a forming machine to form a transformer circuit board <b>100</b> in the target size.<!-- EPO <DP n="14"> --></p>
<p id="p0021" num="0021">Subsequently, each through bore is soldered with a connection pillar <b>50</b> for fixing the structure of the transformer circuit board <b>100</b>. In an embodiment of the present invention, each connection pillar <b>50</b> is formed in a column shape tapering from the bottom to the top. Also, each connection pillar <b>50</b> has a helical surface which is favorable for the solder to flow into a guide groove <b>51</b> of each connection pillar <b>50</b>.</p>
<p id="p0022" num="0022">Finally, the transformer circuit board <b>100</b> is glued with a matched magnetic core to form a transformer, which subsequently undergoes various property tests of different inspection instruments, including inductance, coils ratio, leakage inductance, voltage, and pressure resistance. Therefore, a transformer with low leakage inductance and high electro-magnetic interference shield is acquired.</p>
<p id="p0023" num="0023">To sum up, the present invention achieves several advantages.</p>
<p id="p0024" num="0024">The metal plates <b>10</b> of the present invention are stamped to be formed with corresponding mold, so as to replace the conventional operations of exposing, developing, and<!-- EPO <DP n="15"> --> etching by use of chemical agents, thus preventing lateral etching upon copper foil from occurring and improving the yield rate of the manufacturing process of transformer circuit board <b>100</b>. Also, consistency of the layouts on each metal plate <b>10</b> is enhanced, thus improving the production quality and efficiency.</p>
<p id="p0025" num="0025">Also, with an accurate alignment during the layering process, the metal plates <b>10</b> of each layer are arranged in a precise alignment for preventing positional deviation between the metal plates <b>10</b> from occurring. In addition, the manufacturing process of the metal plates <b>10</b> of the present invention eliminates the issues of lateral etching, so as to further increase the stability of transformer circuit board <b>100</b>. Also, the transformer circuit board <b>100</b> is combined with corresponding magnetic core, thus forming a transformer having low leakage inductance and high electro-magnetic interference shield.</p>
<p id="p0026" num="0026">Although particular embodiments of the invention have been described in detail for purposes of illustration, various modifications and enhancements may be made without<!-- EPO <DP n="16"> --> departing from the spirit and scope of the invention. Accordingly, the invention is not to be limited except as by the appended claims.</p>
</description>
<claims id="claims01" lang="en"><!-- EPO <DP n="17"> -->
<claim id="c-en-0001" num="0001">
<claim-text>A manufacturing method of transformer circuit board (100), comprising following steps:
<claim-text>plate stamping (S1), forming a plurality of metal plates (10) with a stamping mold, each metal plate (10) having an alignment hole (101), respectively, the alignment holes (101) of the metal plates (10) being arranged in an axial alignment;</claim-text>
<claim-text>primary layering (S2), layering the metal plates (10) between two outer insulation layers (20) and placing the metal plates (10) in axial alignment with each other by aligning the alignment holes (101), with an inner insulation layer (21) disposed between two neighboring metal plates (10), so as to form a multi-layer structure having a plurality of metal plates (10) and inner insulation layer (21) alternately arranged;</claim-text>
<claim-text>primary pressing (S3), hot pressing to combine the outer insulation layers (20) and the inner insulation layer (21) in a thermal melting manner to fix the metal plates (10) between the two outer insulation layers (20);</claim-text>
<claim-text>secondary layering (S4), layering another metal plate (10) on an outer side of the two outer insulation layers (20),<!-- EPO <DP n="18"> --> respectively, at a position corresponding to positions of the alignment holes (101) of the previously placed metal plates (10); and</claim-text>
<claim-text>secondary pressing (S5), hot pressing the metal plates (10) on the outer side of the outer insulation layers (20) to achieve a tight combination thereof, and screen printing to form a solder mask layer (30) on each of the outer insulation layers (20), and cutting to form a transformer circuit board (100).</claim-text></claim-text></claim>
<claim id="c-en-0002" num="0002">
<claim-text>The method of claim 1, wherein in the primary layering (S2) step and the secondary layering (S4) step, the metal plates (10) of each layer are placed in a vertical alignment; also, relative positions between the metal plates (10) and layouts on the metal plates (10) are scanned with X-ray for calibrating any deviations thereof.</claim-text></claim>
<claim id="c-en-0003" num="0003">
<claim-text>The method of claim 2, wherein in the primary layering (S2) step, the metal plates (10) of each layer are self-adhesive and manually layered up; the relative positions of the metal plates (10) are projected on corresponding target positions on the inner insulation layers (21) through infrared rays with a layout patterns in a 1:1 scale, and each self-adhesive metal<!-- EPO <DP n="19"> --> plate (10) is manually adhered on target positions of each inner insulation layer (21), with each outer insulation layer (20) being disposed afterward.</claim-text></claim>
<claim id="c-en-0004" num="0004">
<claim-text>The method of claim 3, wherein in the secondary layering (S4) step, each self-adhesive metal plate (10) is manually positioned and adhered to a target position on the outer insulation layer (20) and arranged in alignment with the metal plate (10) on an inner side of the outer insulation layer (20); each metal plate (10) comprises a first metal plate (11), a second metal plate (12), a third metal plate (13), and a fourth metal plate (14), wherein the first metal plate (11) and the fourth metal plate (14) are disposed on the outer side of the two outer insulation layers (20), and the second metal plate (12) and the third metal plate (13) are orderly disposed on the inner side of the two outer insulation layers (20) between the two outer insulation layers (20), with the inner insulation layer (21) disposed in the second metal plate (12) and the third metal plate (13); when the metal plates (10) are alternately layered with the outer insulation layers (20) and the inner insulation layer (21), the first metal plate (11) and the fourth metal plate<!-- EPO <DP n="20"> --> (14) are structurally reversed, and the second metal plate (12) and the third metal plate (14) are structurally reversed.</claim-text></claim>
<claim id="c-en-0005" num="0005">
<claim-text>The method of claim 2, wherein in the primary layering (S2) step, the metal plates (10) of each layer are self-adhesive and automatically layered up, wherein each metal plate (10) is grabbed by a mechanical arm of an automatic equipment, so as to be placed and adhered on the relative position corresponding to the position of the metal plate (10) on each inner insulation layer (21), and then the outer insulation layers (20) are placed.</claim-text></claim>
<claim id="c-en-0006" num="0006">
<claim-text>The method of claim 5, wherein in the secondary layering (S4) step, each self-adhesive metal plate (10) is positioned to a target position on the outer insulation layer (20) and arranged in alignment with the metal plate (10) on an inner side of the outer insulation layer (20); each metal plate (10) comprises a first metal plate (11), a second metal plate (12), a third metal plate (13), and a fourth metal plate (14), wherein the first metal plate (11) and the fourth metal plate (14) are disposed on the outer side of the two outer insulation layers (20), and the second metal plate (12) and the third metal plate (13) are orderly disposed on the inner side of the two outer<!-- EPO <DP n="21"> --> insulation layers (20) between the two outer insulation layers (20), with the inner insulation layer (21) disposed in the second metal plate (12) and the third metal plate (13); when the metal plates (10) are alternately layered with the outer insulation layers (20) and the inner insulation layer (21), the first metal plate (11) and the fourth metal plate (14) are structurally reversed, and the second metal plate (12) and the third metal plate (13) are structurally reversed.</claim-text></claim>
<claim id="c-en-0007" num="0007">
<claim-text>The method of claim 1, wherein after the secondary pressing (S5) step, a boring (S6) step is further comprised, in which a through bore is formed on a layout of each metal plate (10), and a solder mask layer (30) is printed on each outer insulation layer (20), with a connection pillar (50) soldered for each through bore for fixedly connecting the metal plates (10).</claim-text></claim>
<claim id="c-en-0008" num="0008">
<claim-text>The method of claim 7, wherein each connection pillar (50) is formed in a column shape tapering from a bottom portion to a top portion thereof, and each connection pillar (50) has a helical surface for solder material to flow into a guide groove (51) of the connection pillar.</claim-text></claim>
<claim id="c-en-0009" num="0009">
<claim-text>The method of claim 1, wherein in the alternately<!-- EPO <DP n="22"> --> layered up metal plates (10), outer insulation layers (20), and the inner insulation layer (21), a plurality of metal plates (10) of each layer are equidistantly placed in a horizontal alignment, and the metal plates (10) of two neighboring layers are placed in a vertical alignment, so as to manufacture a plurality of transformer circuit boards (100) in a single processing time.</claim-text></claim>
<claim id="c-en-0010" num="0010">
<claim-text>A transformer, comprising the transformer circuit board (100) formed by the method of claim 1.</claim-text></claim>
</claims>
<amended-claims id="aclaims" lang="en" amend-claim-type="EPC">
<heading id="h0007">Amended claims in accordance with Rule 137(2) EPC.</heading>
<claim id="ac-en-0001" num="0001">
<claim-text>A manufacturing method of transformer circuit board (100), comprising following steps:
<claim-text>plate stamping (S1), forming a plurality of metal plates (10) with a stamping mold, each metal plate (10) having an alignment hole (101), respectively, the alignment holes (101) of the metal plates (10) being arranged in an axial alignment;</claim-text>
<claim-text>primary layering (S2), layering the metal plates (10) between two outer insulation layers (20) and placing the metal plates (10) in axial alignment with each other by aligning the alignment holes (101), with an inner insulation layer (21) disposed between two neighboring metal plates (10), so as to form a multi-layer structure having a plurality of metal plates (10) and inner insulation layer (21) alternately arranged;</claim-text>
<claim-text>primary pressing (S3), hot pressing to combine the outer insulation layers (20) and the inner insulation layer (21) in a thermal melting manner to fix the metal plates (10) between the two outer insulation layers (20);</claim-text>
<claim-text><b>characterized by</b></claim-text>
<claim-text>secondary layering (S4), layering another metal plate (10) on an outer side of the two outer insulation layers (20), respectively, at a position corresponding to positions of the alignment holes (101) of the previously placed metal plates (10);</claim-text>
<claim-text>secondary pressing (S5), hot pressing the metal plates (10) on the outer side of the outer insulation layers (20) to achieve a tight combination thereof; and</claim-text>
<claim-text>boring (S6), forming a through bore on a layout of each metal plate (10), and screen printing to form a solder mask layer (30) on each outer insulation layer (20), with a connection pillar (50) soldered for each through bore for fixing the metal plates (10), and cutting to form a transformer circuit board (100).</claim-text></claim-text></claim>
<claim id="ac-en-0002" num="0002">
<claim-text>The method of claim 1, wherein in the primary layering (S2) step and the secondary layering (S4) step, the metal plates (10) of each layer are placed in a vertical alignment; also, relative positions between the metal plates (10) and layouts on the metal plates (10) are scanned with X-ray for calibrating any deviations thereof.</claim-text></claim>
<claim id="ac-en-0003" num="0003">
<claim-text>The method of claim 2, wherein in the primary layering (S2) step, the metal plates (10) of each layer are self-adhesive and manually layered up; the relative positions of the metal plates (10) are projected on corresponding target positions on the inner insulation layers (21) through infrared rays with a layout patterns in a 1:1 scale, and each self-adhesive metal plate (10) is manually adhered on target positions of each inner insulation layer (21), with each outer insulation layer (20) being disposed afterward.</claim-text></claim>
<claim id="ac-en-0004" num="0004">
<claim-text>The method of claim 3, wherein in the secondary layering (S4) step, each self-adhesive metal plate (10) is manually positioned and adhered to a target position on the outer insulation layer (20) and arranged in alignment with the metal plate (10) on an inner side of the outer insulation layer (20); each metal plate (10) comprises a first metal plate (11), a second metal plate (12), a third metal plate (13), and a fourth metal plate (14), wherein the first metal plate (11) and the fourth metal plate (14) are disposed on the outer side of the two outer insulation layers (20), and the second metal plate (12) and the third metal plate (13) are orderly disposed on the inner side of the two outer insulation layers (20) between the two outer insulation layers (20), with the inner insulation layer (21) disposed in the second metal plate (12) and the third metal plate (13); when the metal plates (10) are alternately layered with the outer insulation layers (20) and the inner insulation layer (21), the first metal plate (11) and the fourth metal plate (14) are structurally reversed, and the second metal plate (12) and the third metal plate (14) are structurally reversed.</claim-text></claim>
<claim id="ac-en-0005" num="0005">
<claim-text>The method of claim 2, wherein in the primary layering (S2) step, the metal plates (10) of each layer are self-adhesive and automatically layered up, wherein each metal plate (10) is grabbed by a mechanical arm of an automatic equipment, so as to be placed and adhered on the relative position corresponding to the position of the metal plate (10) on each inner insulation layer (21), and then the outer insulation layers (20) are placed.</claim-text></claim>
<claim id="ac-en-0006" num="0006">
<claim-text>The method of claim 5, wherein in the secondary layering (S4) step, each self-adhesive metal plate (10) is positioned to a target position on the outer insulation layer (20) and arranged in alignment with the metal plate (10) on an inner side of the outer insulation layer (20); each metal plate (10) comprises a first metal plate (11), a second metal plate (12), a third metal plate (13), and a fourth metal plate (14), wherein the first metal plate (11) and the fourth metal plate (14) are disposed on the outer side of the two outer insulation layers (20), and the second metal plate (12) and the third metal plate (13) are orderly disposed on the inner side of the two outer insulation layers (20) between the two outer insulation layers (20), with the inner insulation layer (21) disposed in the second metal plate (12) and the third metal plate (13); when the metal plates (10) are alternately layered with the outer insulation layers (20) and the inner insulation layer (21), the first metal plate (11) and the fourth metal plate (14) are structurally reversed, and the second metal plate (12) and the third metal plate (13) are structurally reversed.</claim-text></claim>
<claim id="ac-en-0007" num="0007">
<claim-text>The method of claim 1, wherein each connection pillar (50) is formed in a column shape tapering from a bottom portion to a top portion thereof, and each connection pillar (50) has a helical surface for solder material to flow into a guide groove (51) of the connection pillar.</claim-text></claim>
<claim id="ac-en-0008" num="0008">
<claim-text>The method of claim 1, wherein in the alternately layered up metal plates (10), outer insulation layers (20), and the inner insulation layer (21), a plurality of metal plates (10) of each layer are equidistantly placed in a horizontal alignment, and the metal plates (10) of two neighboring layers are placed in a vertical alignment, so as to manufacture a plurality of transformer circuit boards (100) in a single processing time.</claim-text></claim>
<claim id="ac-en-0009" num="0009">
<claim-text>A transformer, comprising the transformer circuit board (100) formed by the method of claim 1.</claim-text></claim></amended-claims>
<drawings id="draw" lang="en"><!-- EPO <DP n="23"> -->
<figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="72" he="205" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> -->
<figure id="f0002" num="2,3"><img id="if0002" file="imgf0002.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> -->
<figure id="f0003" num="4,5"><img id="if0003" file="imgf0003.tif" wi="147" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> -->
<figure id="f0004" num="6"><img id="if0004" file="imgf0004.tif" wi="151" he="224" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> -->
<figure id="f0005" num="7,8"><img id="if0005" file="imgf0005.tif" wi="151" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> -->
<figure id="f0006" num="9"><img id="if0006" file="imgf0006.tif" wi="151" he="132" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> -->
<figure id="f0007" num="10"><img id="if0007" file="imgf0007.tif" wi="151" he="132" img-content="drawing" img-format="tif"/></figure>
</drawings>
<search-report-data id="srep" lang="en" srep-office="EP" date-produced=""><doc-page id="srep0001" file="srep0001.tif" wi="157" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="155" he="233" type="tif"/></search-report-data><search-report-data date-produced="20190625" id="srepxml" lang="en" srep-office="EP" srep-type="ep-sr" status="n"><!--
 The search report data in XML is provided for the users' convenience only. It might differ from the search report of the PDF document, which contains the officially published data. The EPO disclaims any liability for incorrect or incomplete data in the XML for search reports.
 -->

<srep-info><file-reference-id>P 69883</file-reference-id><application-reference><document-id><country>EP</country><doc-number>18215834.5</doc-number></document-id></application-reference><applicant-name><name>Wang, Eric</name></applicant-name><srep-established srep-established="yes"/><srep-invention-title title-approval="yes"/><srep-abstract abs-approval="yes"/><srep-figure-to-publish figinfo="by-applicant"><figure-to-publish><fig-number>1</fig-number></figure-to-publish></srep-figure-to-publish><srep-info-admin><srep-office><addressbook><text>MN</text></addressbook></srep-office><date-search-report-mailed><date>20190704</date></date-search-report-mailed></srep-info-admin></srep-info><srep-for-pub><srep-fields-searched><minimum-documentation><classifications-ipcr><classification-ipcr><text>H01F</text></classification-ipcr></classifications-ipcr></minimum-documentation></srep-fields-searched><srep-citations><citation id="sr-cit0001"><patcit dnum="US2017027061A1" id="sr-pcit0001" url="http://v3.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US2017027061&amp;CY=ep"><document-id><country>US</country><doc-number>2017027061</doc-number><kind>A1</kind><name>LIN CHUN-CHIH [TW] ET AL</name><date>20170126</date></document-id></patcit><category>X</category><rel-claims>1,10</rel-claims><category>A</category><rel-claims>2-9</rel-claims><rel-passage><passage>* paragraphs [0001],  [0019],  [0020],  [0021],  [0023],  [0025] *</passage></rel-passage><rel-passage><passage>* figure 2 *</passage></rel-passage></citation><citation id="sr-cit0002"><patcit dnum="CN101599347B" id="sr-pcit0002" url="http://v3.espacenet.com/textdoc?DB=EPODOC&amp;IDX=CN101599347&amp;CY=ep"><document-id><country>CN</country><doc-number>101599347</doc-number><kind>B</kind><name>BEIJING KENNETT SCIENCE &amp; TECHNOLOGY CO LTD</name><date>20110406</date></document-id></patcit><category>X</category><rel-claims>1,10</rel-claims><category>A</category><rel-claims>2-9</rel-claims><rel-passage><passage>* "Summary of invention";figure 2 *</passage></rel-passage></citation><citation id="sr-cit0003"><patcit dnum="WO9959170A1" id="sr-pcit0003" url="http://v3.espacenet.com/textdoc?DB=EPODOC&amp;IDX=WO9959170&amp;CY=ep"><document-id><country>WO</country><doc-number>9959170</doc-number><kind>A1</kind><name>NIDEC AMERICA CORP [US]</name><date>19991118</date></document-id></patcit><category>A</category><rel-claims>1-10</rel-claims><rel-passage><passage>* figures 1, 3 *</passage><passage>* page 1, lines 2 - 5, 18 - 26 *</passage><passage>* page 2, lines 7 - 14, 23 - 33 *</passage><passage>* page 4, lines 26 - 33 *</passage></rel-passage></citation><citation id="sr-cit0004"><patcit dnum="US2005270745A1" id="sr-pcit0004" url="http://v3.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US2005270745&amp;CY=ep"><document-id><country>US</country><doc-number>2005270745</doc-number><kind>A1</kind><name>CHEN KANGHUA [US] ET AL</name><date>20051208</date></document-id></patcit><category>A</category><rel-claims>1-10</rel-claims><rel-passage><passage>* paragraphs [0001],  [0057],  [0058],  [0063] *</passage><passage>* figure 4 *</passage></rel-passage></citation></srep-citations><srep-admin><examiners><primary-examiner><name>Van den Berg, G</name></primary-examiner></examiners><srep-office><addressbook><text>Munich</text></addressbook></srep-office><date-search-completed><date>20190625</date></date-search-completed></srep-admin><!--							The annex lists the patent family members relating to the patent documents cited in the above mentioned European search report.							The members are as contained in the European Patent Office EDP file on							The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.							For more details about this annex : see Official Journal of the European Patent Office, No 12/82						--><srep-patent-family><patent-family><priority-application><document-id><country>US</country><doc-number>2017027061</doc-number><kind>A1</kind><date>20170126</date></document-id></priority-application><family-member><document-id><country>TW</country><doc-number>201705835</doc-number><kind>A</kind><date>20170201</date></document-id></family-member><family-member><document-id><country>US</country><doc-number>2017027061</doc-number><kind>A1</kind><date>20170126</date></document-id></family-member></patent-family><patent-family><priority-application><document-id><country>CN</country><doc-number>101599347</doc-number><kind>B</kind><date>20110406</date></document-id></priority-application><text>NONE</text></patent-family><patent-family><priority-application><document-id><country>WO</country><doc-number>9959170</doc-number><kind>A1</kind><date>19991118</date></document-id></priority-application><family-member><document-id><country>AU</country><doc-number>4074499</doc-number><kind>A</kind><date>19991129</date></document-id></family-member><family-member><document-id><country>EP</country><doc-number>1086473</doc-number><kind>A1</kind><date>20010328</date></document-id></family-member><family-member><document-id><country>US</country><doc-number>6208528</doc-number><kind>B1</kind><date>20010327</date></document-id></family-member><family-member><document-id><country>US</country><doc-number>6222437</doc-number><kind>B1</kind><date>20010424</date></document-id></family-member><family-member><document-id><country>WO</country><doc-number>9959170</doc-number><kind>A1</kind><date>19991118</date></document-id></family-member></patent-family><patent-family><priority-application><document-id><country>US</country><doc-number>2005270745</doc-number><kind>A1</kind><date>20051208</date></document-id></priority-application><family-member><document-id><country>CA</country><doc-number>2567523</doc-number><kind>A1</kind><date>20051222</date></document-id></family-member><family-member><document-id><country>EP</country><doc-number>1756935</doc-number><kind>A1</kind><date>20070228</date></document-id></family-member><family-member><document-id><country>JP</country><doc-number>4705636</doc-number><kind>B2</kind><date>20110622</date></document-id></family-member><family-member><document-id><country>JP</country><doc-number>2008502293</doc-number><kind>A</kind><date>20080124</date></document-id></family-member><family-member><document-id><country>KR</country><doc-number>20070050907</doc-number><kind>A</kind><date>20070516</date></document-id></family-member><family-member><document-id><country>US</country><doc-number>2005270745</doc-number><kind>A1</kind><date>20051208</date></document-id></family-member><family-member><document-id><country>WO</country><doc-number>2005122377</doc-number><kind>A1</kind><date>20051222</date></document-id></family-member></patent-family></srep-patent-family></srep-for-pub></search-report-data>
</ep-patent-document>
