



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
11.11.2020 Bulletin 2020/46

(51) Int Cl.:
H04N 21/6334 ^(2011.01) **H04N 21/647** ^(2011.01)
H04L 9/32 ^(2006.01) **G06F 21/64** ^(2013.01)
H04N 21/24 ^(2011.01) **H04N 21/258** ^(2011.01)
H04N 21/845 ^(2011.01)

(21) Application number: **19173251.0**

(22) Date of filing: **08.05.2019**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
 Designated Extension States:
BA ME
 Designated Validation States:
KH MA MD TN

(72) Inventors:
 • **CHEN, Yu-Shian**
11568 Taipei City (TW)
 • **TSENG, Kuo-Yang**
11568 Taipei City (TW)

(74) Representative: **Viering, Jentschura & Partner mbB**
Patent- und Rechtsanwälte
Hamborner Straße 53
40472 Düsseldorf (DE)

(71) Applicant: **Getac Technology Corporation**
Taipei City 11568 (TW)

(54) **VERIFICATION CODE GENERATION METHOD, DATA VERIFICATION METHOD AND ELECTRONIC DEVICE**

(57) A verification code generation method is performed in an electronic device which is for performing encoding to generate a video/audio stream having multiple data segments. The verification code generation method includes the following steps. Each time one of the data segments is generated by the encoding, a first-level checksum associated with the data segment is generated, and the first-level checksum is recorded in an accompanying verification file. At an interval of every N

data segments of the data segments, a second-level checksum is generated for W consecutive first-level checksums, and the second-level checksum is recorded in the accompanying verification file, such that a subsequent verification method can quickly verify integrity of a part of data according to the accompanying verification file. Wherein, W is a positive integer greater than or equal to 2, N is a positive integer greater than 0 and smaller or equal to W.




FIG.1

Description**BACKGROUND OF THE INVENTION****FIELD OF THE INVENTION**

[0001] The present invention relates to the field of video/audio security and, more particularly, to a verification code generation method, a data verification method and an electronic device.

DESCRIPTION OF THE PRIOR ART

[0002] With the popularity of video/audio recording devices in the recent years, video/audio security has become essential. In the field of video/audio security, verification codes are a critical technology. In general, a verification code is generated by a complex hash function, and a calculation result of such hash function is thus referred to as a hash value, or referred to as a message digest. Theoretically speaking, hash values generated from different data are different, and hence hash values can be used as verification data for determining whether data has been tampered during a transmission process. In a current approach, an entire footage not at all edited is used to generate a hash value, or hash processing is individually performed on multiple frames divided from a completely stored video file. However, in a situation where a video/audio recording device is currently generating a video/audio stream, the above prior art may fail to dynamically generate the verification codes of a part of the data, in a way that a subsequent verification method may fail to verify the integrity of the part of the data.

SUMMARY OF THE INVENTION

[0003] In view of the above, it is an object of the present invention to provide a verification code generation method, a data verification method and an electronic device capable of dynamically generating verification codes of a part of data or capable of quickly verifying the integrity of a part of data. To achieve the object, a verification code generation method performed in an electronic device is provided according to an embodiment of the present invention, wherein the electronic device is for performing encoding to generate a video/audio stream having multiple data segments. The verification code generation method includes the following steps. Each time one of the data segments is generated from the encoding, a first-level checksum associated with the data segment is generated, and the first-level checksum is recorded in an accompanying verification file. At an interval of every N data segments of the data segments, a second-level checksum is generated for W consecutive first-level checksums, and the second-level checksum is recorded in the accompanying verification file. Wherein, W is a positive integer greater than or equal to 2, N is a positive integer greater than 0 and smaller than or equal

to W.

[0004] A data verification method performed in an electronic device is further provided according to an embodiment of the present invention, wherein the electronic device has the accompanying verification file of the foregoing embodiment stored therein. The data verification method includes the following steps. First, according to a starting time of a video/audio under verification, a first-level checksum corresponding to the video/audio under verification is identified from multiple first-level checksums in the accompanying verification file, wherein the first-level checksum includes a first hash value associated with a data segment of the data segments and associated with a timestamp associated with the data segment. Then, according to the first hash value of the first-level checksum corresponding to the video/audio under verification, it is verified whether the video/audio under verification is correct, wherein a second-level checksum covering the first-level checksum corresponding to the video/audio under verification includes a second hash value of multiple first hash values of covered multiple first-level checksums, and multiple timestamps of the covered first-level checksums.

[0005] An electronic device is further provided according to an embodiment of the present invention. The electronic device includes an encoding engine, a verification code generation circuit and at least one storage device. The encoding engine is for performing encoding to generate a video/audio stream including multiple data segments. The storage device stores a first application which is for instructing the electronic device to perform the verification code generation method of the foregoing embodiment. Preferably, the electronic device may further include a verification circuit, and the storage device stores a second application which is for instructing the electronic device to perform the data verification method of the foregoing embodiment.

[0006] To further understand the features and technical contents of the present invention, please refer to the detailed description and accompanying drawings associated with the present invention. However, the description and the accompanying drawings are for illustrating the present invention and are not to be construed as limitations to the claim scope of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS**[0007]**

FIG. 1 is a function block diagram of an electronic device provided according to an embodiment of the present invention;
 FIG. 2 is a flowchart of a verification code generation method according to an embodiment of the present invention;
 FIG. 3A is a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 2 according to an embod-

iment;

FIG. 3B is a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 2 according to another embodiment;

FIG. 4 is a flowchart of a verification code generation method according to another embodiment of the present invention;

FIG. 5A is a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 4 according to an embodiment;

FIG. 5B is a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 4 according to another embodiment; and

FIG. 6 is a flowchart of a data verification method provided according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0008] In the disclosure below, various embodiments of the present invention are given in detail with the accompanying drawings to describe the present invention. However, the concepts of the present invention can be embodied by means of numerous different forms and are not to be construed as being limited to the exemplary embodiments given in the disclosure. Furthermore, the same reference numerals in the drawings can represent similar elements.

[0009] Refer to both FIG. 1 and FIG. 2. FIG. 1 shows a function block diagram of an electronic device provided according to an embodiment of the present invention. FIG. 2 shows a flowchart of a verification code generation method provided according to an embodiment of the present invention. It should be noted that, the verification code generation method in FIG. 2 can be performed in the electronic device 10 in FIG. 1; however, the present invention does not limit that the verification code generation method in FIG. 2 can be performed only in the electronic device 10 in FIG. 1. In FIG. 1, the electronic device 10 includes an encoding engine 110, a verification code generation circuit 120 and at least one storage device. For illustration purposes, in this embodiment, the storage device in a quantity of one, i.e., the storage device 130, is given as an example, and such exemplary quantity is not to be construed as a limitation to the present invention. Furthermore, the encoding engine 110, the verification code generation circuit 120 and the storage device 130 can be implemented by purely hardware circuits, or be implemented by hardware circuits matched with firmware or software. In brief, the present invention does not limit the specific implementation form of the electronic device 10, and a person skilled in the art could carry out associated designs according to actual requirements or applications. Furthermore, the verification code generation circuit 120 is coupled between the encoding engine

110 and the storage device 130, and the encoding engine 110, the verification code generation circuit 120 and the storage device 130 can be integrated together or be separately configured; however, the present invention is not limited to the above.

[0010] The encoding engine 110 is for performing encoding to generate a video/audio stream having multiple data segments. In this embodiment, the video/audio stream is generated by encoding according to, for example, the MPEG-4 standard. Thus, each data segment of the video/audio stream can include at least one group of pictures (GOP) or at least one set of media data (mdat); however, the present invention is not limited to the above. In practice, the present invention does not limit that the data segments need to individually include the same quantity of GOPs or media data, and the quantity of GOP or media data included in each data segment can be dynamically determined according to the operation capability of the electronic device 10. For example, in this embodiment, the electronic device 10 can be, for example, a body cam, and thus each data segment can include 5 to 8 GOPs; however, the present invention is not limited to the above. The operation principle of generating a video/audio stream by encoding according to the MPEG-4 standard is generally known to a person skilled in the art, and thus details of the encoding engine 110 are not further described herein.

[0011] The storage device 130 is for storing the data segments of the video/audio stream. The verification code generation method in FIG. 2 can be achieved by an application (not shown) having a plurality of instructions. In this embodiment, the application is referred to as a first application which can also be stored in the storage device 130 and is for instructing the electronic device 10 to perform the verification code generation method in FIG. 2. That is to say, when the electronic device 10 is installed with the first application, the electronic device 10 can activate the verification code generation method in FIG. 2. It should be noted that, the present invention does not limit the specific implementation form of the electronic device 10 regarding the installation of the first application and the activation for performing the verification code generation method in FIG. 2, and a person skilled in the art could carry out associated designs according to actual requirements or applications.

[0012] More specifically, after the electronic device 10 activates the verification code generation method in FIG. 2, as shown in FIG. 2, the verification code generation circuit 120 first initializes a variable α as 0 in step S210, and determines whether the encoding engine 110 has generated a k^{th} data segment (of the video/audio stream) by encoding in step S220. If so, the process continues to step S230, otherwise the process returns to step S220 until the k^{th} data segment has been generated by encoding. In step S230, the verification code generation circuit 120 generates a first-level checksum associated with the k^{th} data segment, and records the first-level checksum of the k^{th} data segment in an accompanying verification

file. It should be understood that, the above variable k is a positive integer starting from 1, and the first-level checksum of the k^{th} data segment includes a hash value associated with the k^{th} data segment, wherein the hash value is referred to as a first hash value in this embodiment. The operation principle for generating the hash value of the k^{th} data segment is generally known to a person skilled in the art, and thus associated details are not further described herein.

[0013] The present invention does not limit the specific implementation form of the accompanying verification file, and a person skilled in the art could carry out associated designs according to actual requirements and applications. In this embodiment, the accompanying verification file can be similarly stored in the storage device 130. Alternatively, in other embodiments, if the electronic device 10 further includes a second storage device, the second storage device can be in charge of storing the accompanying verification file, or alternatively speaking, for storing a verification code of this embodiment. In step S240, the verification code generation circuit 120 determines whether the variable k is equal to $(W+\alpha*N)$. In this embodiment, W represents W consecutive data segments (or the number of the first-level checksums) needed for generating one second-level checksum, N represents a data segment interval at which one second-level checksum is generated, where W is a positive integer greater than or equal to 2, and N is a positive integer greater than 0 and smaller than or equal to W , that is, $0 < N \leq W$. If not, the process continues to step S250; and if so, the process continues to step S260. In step S250, the verification code generation circuit 120 adds 1 to k , and the process returns to step S220 after 1 is added to k .

[0014] In step S260, the verification code generation circuit 120 generates a second-level checksum of multiple first-level checksums associated with the $(\alpha*N+1)^{\text{th}}$ data segment to the k^{th} data segment, and records the second-level checksum in the accompanying verification file. In step S270, the verification code generation circuit 120 uses a device key PK (not shown in FIG. 1) to sign the second-level checksum to generate a digital signature associated with the second-level checksum, and records the digital signature in the accompanying verification file. In step S280, the verification code generation circuit 120 adds 1 to α , and the process continues to step S250 after 1 is added to α . For illustration purposes below, it is assumed that W is 5 and N is 2 for example; however, the present invention is not limited to the above. Refer to FIG. 3A showing a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 2 according to an embodiment of the present invention.

[0015] As shown in FIG. 3A, after it is determined that the encoding engine 110 has generated the 1st data segment by encoding, the verification code generation circuit 120 generates a first-level checksum $CS1(1)$ associated with the 1st data segment, and records the first-level checksum $CS1(1)$ in the accompanying verification file

(not shown in FIG. 3A). However, at this point in time, the variable k is not equal to $(W+\alpha*N)$, that is, $1 \neq (5+0*2)$. Thus, the verification code generation circuit 120 adds 1 to k , that is, performing step S250 in FIG. 2 to render k to become 2; after k has become 2, the verification code generation circuit 120 determines whether the encoding engine 110 has generated the 2nd data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum $CS1(2)$ associated with the 2nd data segment, and records the first-level checksum $CS1(2)$ in the accompanying verification file. The above steps are repeated until the verification code generation circuit 120 generates a first-level checksum $CS1(5)$ associated with the 5th data segment, and records the first-level checksum $CS1(5)$ in the accompanying verification file. At this point in time, the variable k is equal to $(W+\alpha*N)$, that is, $5=(5+0*2)$. Thus, the verification code generation circuit 120 generates a second-level checksum $CS2(1)$ associated with the $(\alpha*N+1)^{\text{th}}$ data segment to the k^{th} data segment, i.e., a second-level checksum $CS2(1)$ of the first-level checksums $CS1(1)$ to $CS1(5)$ of the 1st to the 5th data segments, and records the second-level checksum $CS2(1)$ in the accompanying verification file. Next, the verification code generation circuit 120 uses the device key PK to sign the second-level checksum $CS2(1)$ to generate a digital signature $DS(1)$ associated with the second-level checksum $CS2(1)$, and records the digital signature $DS(1)$ in the accompanying verification file.

[0016] It should be noted that, the second-level checksum $CS2(1)$ can include a new hash value of the first hash values of the covered first-level checksums $CS1(1)$ to $CS1(5)$, wherein the new hash value is simply referred to as a second hash value. That is to say, in this embodiment, the verification code generation circuit 120 performs hash processing by using the first hash values of the first-level checksums $CS1(1)$ to $CS1(5)$ to generate the second hash value in the second-level checksum $CS2(1)$. For illustration purposes below, the first hash value in each first-level checksum is represented by a diagonal line shaded block, and the second hash value of each second-level checksum is represented by a grid shaded block. As previously described, because hash values generated by hash processing for different data are different, a person skilled in the art could understand that, the diagonal line shaded blocks and the grid shaded blocks in the following embodiments in fact represent different hash values. Furthermore, in this embodiment, the device key PK can also be similarly stored in the storage device 130; alternatively, in other embodiments, if the electronic device 10 further includes a third storage device, the third storage device can be in charge of storing the device key PK , and the present invention does not limit the specific implementation form of the device key PK . The operation principle of using the device key PK to sign and generate a digital signature is generally known to a person skilled in the art, and thus associated details are not further described herein.

[0017] To further implement the data verification method provided according to the embodiment of the present invention, the first-level checksum CS1 (k) of the kth data segment can further include a timestamp associated with the kth data segment, and the second-level checksum CS2($\alpha+1$) can further include the timestamps of the covered first-level checksums CS1($\alpha*N+1$) to CS1 (k). For example, the first-level checksum CS1 (1) of the 1st data segment further includes the timestamp associated with the 1st data segment, and similarly, the first-level checksum CS1 (5) of the 5th data segment further includes the timestamp associated with the 5th data segment; moreover, the second-level checksum CS2(1) further includes the timestamps of the covered first-level checksums CS1 (1) to CS1 (5). However, the present invention is not limited to the above. The operation principle of the data verification method is to be described in detail by means of other embodiments below, and thus the associated details are not further described herein. It should be noted that, for illustration purposes below, the timestamp of each data segment is represented by a dot shaded block in the embodiments of the disclosure, and since the timestamps of the data segments are necessarily different, the dot shaded blocks in fact represent different timestamps. However, the present invention also does not limit the specific implementation form of the timestamps.

[0018] The verification code generation circuit 120 then sequentially adds 1 to α and adds 1 to k, i.e., performing step S280 and step S250 in FIG. 2 to render α and k to become 1 and 6, respectively. After α and k have respectively become 1 and 6, the verification code generation circuit 120 again determines whether the encoding engine 110 has generated the 6th data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum CS1(6) associated with the 6th data segment, and records the first-level checksum CS1(6) in the accompanying verification file. The above steps are repeated similarly until the verification code generation circuit 120 generates a first-level checksum CS1(7) associated with the 7th data segment, and records the first-level checksum CS1(7) in the accompanying verification file. At this point in time, as the variable k is equal to $(W+\alpha*N)$, i.e., $7=(5+1*2)$, the verification code generation circuit 120 generates a second-level checksum CS2(2) associated with the $(\alpha*N+1)$ th data segment to the kth data segment, i.e., a second-level checksum CS2(2) of the first-level checksums CS1(3) to CS1(7) of the 3rd to 7th data segments, and records the second-level checksum CS2(2) in the accompanying verification file.

[0019] Similarly, the verification code generation circuit 120 again uses the device key PK to sign the second-level checksum CS2(2) to generate a digital signature DS(2) associated with the second-level checksum CS2(2), and records the digital signature DS(2) in the accompanying verification file. The subsequent details are as those described previously, and shall be omitted

herein. In other words, in the steps in FIG. 2, each time the encoding engine 110 finishes generating one of the data segments by encoding, the verification code generation method of this embodiment generates a first-level checksum associated with the data segment, and records the first-level checksum of the data segment in the accompanying verification file. At an interval of every N data segments of the data segments, the verification code generation method of this embodiment generates a second-level checksum for W consecutive first-level checksums, and records the second-level checksum in the accompanying verification file. In addition, the verification code generation method of this embodiment can further use the device key PK to sign the second-level checksum to generate a digital signature associated with the second-level checksum, and record the digital signature in the accompanying verification file.

[0020] On the basis of the teaching provided by the disclosure above, it would be easy for a person skilled in the art to understand that, different from the prior that divides an original video file completely stored in the storage device 130 into multiple frames and then individually performs hash processing on the frames, the verification code generation method of this embodiment is capable of dynamically generating a verification code for a part of data in a situation where the electronic device 10 is currently generating a video/audio stream. More particularly, when it is determined that once the encoding engine 110 has generated a part of data of sufficient units by encoding, the verification code generation method of this embodiment can real-time generate a first-level checksum for that part of data, and record the first-level checksum in the accompanying verification file, without affecting an original structure of the video/audio stream. In addition, without processing a video/audio stream that is already completely stored, the verification code generation method of this embodiment can again generate, at an interval of every N data segments, a second-level checksum for W consecutive first-level checksums and similarly record the second-level checksum in the accompanying verification file. Therefore, the verification code generation method of this embodiment allows a subsequent verification method to quickly verify the integrity of a part of data in the video/audio stream according to the accompanying verification file. More particularly in a situation where a part of data is damaged or lost, the data verification method provided according to an embodiment of the present invention is still capable of verifying the undamaged part of data correctly.

[0021] Moreover, different from the prior art that performs signing only in the last step, or alternatively speaking, performing signing in a final accompanying document, the verification code generation method of this embodiment signs every second-level checksum so as to individually generate corresponding digital signatures to reliably achieve a non-repudiation mechanism of a part of data. Furthermore, after it is determined that a video/audio stream is completely generated by encoding,

or alternatively speaking, when each data segment in the video/audio stream is completely written to the storage device 130, the verification code generation circuit 120 can read all of the first-level checksums from the accompanying verification file, and set new constants W and N to again form and generate a new second-level checksum and a new digital signature, both of which can be similarly recorded in the accompanying verification file. Thus, by setting new constants W and N , for example, setting W and N in FIG. 3A to 3 and 1, the verification code generation method of this embodiment can allow a subsequent verification method to quickly verify the integrity of more small-part data. After the new second-level checksum and digital signature are recorded in the accompanying verification file, the verification code generation circuit 120 can delete the old second-level checksum and digital signature to save a capacity needed for recording in the accompanying verification file. In brief, the present invention does not limit the specific implementation form of the verification code generation circuit 120 regarding again forming the new second-level checksum and digital signature.

[0022] Furthermore, it is understandable that, when N is smaller than W , overlapping of $(W-N)$ data segments is caused for a part of data corresponding to each second-level checksum; when N is equal to W , no overlapping is caused in the part of data corresponding to each second-level checksum. Thus, refer to FIG. 3B showing a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 2 according to another embodiment. In the embodiment in FIG. 3B, it is assumed that both W and N are 3 for example; however, the present invention is not limited to the above.

[0023] As shown in FIG. 3B, when it is determined that the encoding engine 110 has generated the 1st data segment by encoding, the verification code generation circuit 120 generates a first-level checksum $CS1(1)$ associated with the 1st data segment, and records the first-level checksum $CS1(1)$ in the accompanying verification file (not shown in FIG. 3B). However, as the variable k at this point in time is not equal to $(W+\alpha*N)$, i.e., $1 \neq (3+0*3)$, the verification code generation circuit 120 adds 1 to k , i.e., performing step S250 in FIG. 2 to render k to become 2. After k has become 2, the verification code generation circuit 120 again determines whether the encoding engine 110 has generated the 2nd data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum $CS1(2)$ associated with the 2nd data segment, and records the first-level checksum $CS1(2)$ in the accompanying verification file. The above steps are repeatedly until the verification code generation circuit 120 generates a first-level checksum $CS1(3)$ associated with the 3rd data segment, and records the first-level checksum $CS1(3)$ in the accompanying verification file. At this point in time, as the variable k is equal to $(W+\alpha*N)$, i.e., $3=(3+0*3)$, the verification code generation circuit 120 generates a second-level checksum

$CS2(1)$ associated with the $(\alpha*N+1)$ th data segment to the k th data segment, i.e., a second-level checksum $CS2(1)$ of the first-level checksums $CS1(1)$ to $CS1(3)$ of the 1st to 3rd data segment, and records the second-level checksum $CS2(1)$ in the accompanying verification file. Next, the verification code generation circuit 120 uses the device key PK to sign the second-level checksum $CS2(1)$ to generate a digital signature $DS(1)$ associated with the second-level checksum $CS2(1)$, and records the digital signature $DS(1)$ in the accompanying verification file.

[0024] The verification code generation circuit 120 then sequentially adds 1 to α and adds 1 to k , i.e., performing step S280 and step S250 in FIG. 2 to render α and k to respectively become 1 and 4. After α and k have respectively become 1 and 4, the verification code generation circuit 120 again determines whether the encoding engine 110 has generated the 4th data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum $CS1(4)$ associated with the 4th data segment, and records the first-level checksum $CS1(4)$ in the accompanying verification file. The above steps are repeated until the verification code generation circuit 120 generates a first-level checksum $CS1(6)$ associated with the 6th data segment and records the first-level checksum $CS1(6)$ in the accompanying verification file. At this point in time, as the variable k is equal to $(W+\alpha*N)$, i.e., $6=(3+1*3)$, the verification code generation circuit 120 generates a second-level checksum $CS2(2)$ associated with the $(\alpha*N+1)$ th data segment to the k th data segment, i.e., a second-level checksum $CS2(2)$ of the first-level checksums $CS1(4)$ to $CS1(6)$ of the 4th to 6th data segments, and records the second-level checksum $CS2(2)$ in the accompanying verification file.

[0025] Similarly, the verification code generation circuit 120 again uses the device key PK to sign the second-level checksum $CS2(2)$ to generate a digital signature $DS(2)$ associated with the second-level checksum $CS2(2)$, and records the digital signature $DS(2)$ in the accompanying verification file. Subsequent details are as those given in the above description, and are thus omitted herein. In brief, because the part of data corresponding to each second-level checksum necessarily includes W consecutive parts of data, the verification code generation method of this embodiment allows a subsequent verification method to determine whether orders of the parts of data have been changed, or to determine whether any part of data is lost.

[0026] On the other hand, considering that if the determination result of step S240 is "negative" when the encoding engine 110 has generated the last data segment of the video/audio stream by encoding, the verification code generation method of the present invention is still required to again generate a second-level checksum for the last several consecutive first-level checksums. Refer to FIG. 4 showing a flowchart of a verification code generation method provided according to another embodi-

ment of the present invention. It should be noted that, the verification code generation method in FIG. 4 can be similarly performed in the electronic device 10 in FIG. 1; however, the present invention does not limit that the verification code generation method in FIG. 4 can be performed only in the electronic device 10 in FIG. 1. Furthermore, some steps in FIG. 4 identical to those in FIG. 2 are represented by the same denotation numerals, and thus associated details are not further described. Compared to step S240 in FIG. 2, after it is determined that the variable k is not equal to $(W+\alpha*N)$, the verification code generation method in FIG. 4 can further include step S440 and steps S460 to S480.

[0027] In step S440, the verification code generation circuit 120 again determines whether the k^{th} data segment is the last data segment (of the video/audio stream). If not, the process continues to step S250 to add 1 to the variable k , and returns to step S220 after 1 is added to k ; if so, the process continues to steps S460 to S480. In step S460, the verification code generation circuit 120 generates a second-level checksum of multiple first-level checksums associated with the $(\alpha*N+1)^{\text{th}}$ data segment to the k^{th} data segment, and records the second-level checksum in the accompanying verification file. In step S470, the verification code generation circuit 120 uses the device key PK (not shown in FIG. 4) to sign the second-level checksum to generate a digital signature associated with the second-level checksum, and records the digital signature in the accompanying verification file. It is understandable that, operation principles of steps S460 and S470 are equivalent to those of steps S260 and S270, except that the k^{th} data segment at this point in time is the last data segment. Thus, in the following step S480, the electronic device 10 ends the verification code generation method of this embodiment. Only when the verification code generation method of this embodiment is again activated, the electronic device 10 again performs the verification code generation method, starting from step S210 in FIG. 4. It should be noted that, the present invention does not limit the specific implementation form of the verification code generation circuit 120 regarding the determination for whether the k^{th} data segment is the last data segment, and a person skilled in the art could carry out associated designs according to actual requirements or applications.

[0028] After it is determined that the variable k is equal to $(W+\alpha*N)$, in addition to continuing to steps S260 and S270, the verification code generation method in FIG. 4 can further include step S450. In step S450, the verification code generation circuit 120 also determines whether the k^{th} data segment is the last data segment (of the video/audio stream). If not, the process continues to step S280 and step S250 to add 1 to α and k , respectively, and returns to step S220 after 1 is added to α and k , respectively. If so, the process continues to step S480, i.e., ending the verification code generation method of this embodiment. For illustration purposes below, it is similarly assumed that W is 5 and N is 2 for example in

this embodiment. Refer to FIG. 5A showing a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 4 according to an embodiment. Furthermore, in the embodiment in FIG. 5A, because details before k is 13 are as described above, and thus are omitted herein.

[0029] As shown in FIG. 5A, when it is determined that the encoding engine 110 has generated the 14th data segment by encoding, the verification code generation circuit 120 generates a first-level checksum CS1(14) associated with the 14th data segment, and records the first-level checksum CS1(14) in the accompanying verification file (not shown in FIG. 5A). However, as the variable k at this point in time is not equal to $(W+\alpha*N)$, i.e., $14 \neq (5+5*2)$, and the 14th data segment should not be the last data segment of the video/audio stream, the verification code generation circuit 120 adds 1 to k , i.e., performing step S250 in FIG. 4 to render k to become 15. After k has become 15, the verification code generation circuit 120 again determines whether the encoding engine 110 has generated the 15th data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum CS1(15) associated with the 15th data segment, and records the first-level checksum CS1(15) in the accompanying verification file. As the variable k at this point in time is equal to $(W+\alpha*N)$, i.e., $15=(5+5*2)$, the verification code generation circuit 120 performs step S260 to generate a second-level checksum CS2(6) associated with the $(\alpha*N+1)^{\text{th}}$ data segment to the k^{th} data segment, i.e., a second-level checksum CS2(6) of the first-level checksums CS1(11) to CS1(15) of the 11th to 15th data segments, and records the second-level checksum CS2(6) in the accompanying verification file.

[0030] Next, the verification code generation circuit 120 uses the device key PK to sign the second-level checksum CS2(6) to generate a digital signature DS(6) associated with the second-level checksum CS2(6), and records the digital signature DS(6) in the accompanying verification file. However, because the 15th data segment at this point in time is still not the last data segment of the video/audio stream, the verification code generation circuit 120 again sequentially adds 1 to α and adds 1 to k , i.e., performing step S280 and step S250 in FIG. 4 to render α and k to become 6 and 16, respectively. After α and k have respectively become 6 and 16, the verification code generation circuit 120 again determines whether the encoding engine 110 has generated the 16th data segment by encoding. If so, the verification code generation circuit 120 generates a first-level checksum CS1(16) associated with the 16th data segment, and records the first-level checksum CS1(16) in the accompanying verification file. The above steps are repeated until the verification code generation circuit 120 generates a first-level checksum CS1(17) associated with the 17th data segment and records the first-level checksum CS1(17) in the accompanying verification file. At this point in time, as the variable k is equal to $(W+\alpha*N)$, i.e., $17=(5+6*2)$, the verification code generation circuit 120

performs step S260 to generate a second-level checksum CS2(7) associated with the $(\alpha*N+1)^{th}$ data segment to the k^{th} data segment, i.e., a second-level checksum CS2(7) of the first-level checksums CS1(13) to CS1(17) of the 13th to 17th data segments, and records the second-level checksum CS2(7) in the accompanying verification file.

[0031] Similarly, the verification code generation circuit 120 uses the device key PK to sign the second-level checksum CS2(7) to generate a digital signature DS(7) associated with the second-level checksum CS2(7), and records the digital signature DS(7) in the accompanying verification file. It should be noted that, because the 17th data segment at this point in time is the last data segment in the video/audio stream (step S450), the verification code generation circuit 120 continues to step S480 to end the verification code generation method of this embodiment. Furthermore, refer to FIG. 5B showing a schematic diagram of checksums and digital signatures generated in the verification code generation method in FIG. 4 according to another embodiment.

[0032] Compared to FIG. 5A in which the 17th data segment is the last data segment, the 16th data segment is used as the last data segment in FIG. 5B. Thus, even if the variable k at this point in time is not equal to $(W+\alpha*N)$, i.e., $16 \neq (5+5*2)$, because the determination result of step S440 is "affirmative", the verification code generation circuit 120 performs step S460 to generate a second-level checksum CS2(7) associated with the $(\alpha*N+1)^{th}$ data segment to the k^{th} data segment, i.e., a second-level checksum CS2(7) of the first-level checksums CS1(13) to CS1(16) of the 13th to 16th data segments, and records the second-level checksum CS2(7) in the accompanying verification file. The above steps are repeated until the digital signature DS(7) of the second-level checksum CS2(7) is recorded in the accompanying verification file (step S470), and the verification code generation circuit 120 then continues to step S480 to end the verification code generation method of this embodiment.

[0033] It should be noted that, if the frame rate of the video/audio stream is, for example, 30 FPS, and each data segment of the video/audio stream includes only one 0.5-second GOP, a one-minute video/audio stream can then include 120 data segments, or alternatively speaking, 120 GOPs (i.e., 120 GOP/min). Thus, for the one-minute video/audio stream, the verification code generation circuit 120 can generate 120 first-level checksums, and assuming that W is 8 and N is 6, the verification code generation circuit 120 can further generate 20 second-level checksums and 20 digital signatures. Then, in regard to SHA-2 in a hash function standard, the length of one hash value is defined as 256 bits, which are equivalent to 32 bytes (i.e., 256 bits=32 bytes), and the lengths of one timestamp and one digital signature are respectively 32 bytes and 256 bytes. Thus, the 120 first-level checksums within this one minute include a total of 7,680 bytes, i.e., $120*(32+32)=7,680$; the 20 second-level checksums and 20 digital signatures within this one

minute respectively include totals of 5,760 bytes and 5,120 bytes, i.e., $20*(32+8*32)=5,760$ and $20*256=5,120$. That is to say, compared to the one-minute video/audio stream having a data size of approximately 200 MB, the accompanying verification file requires only approximately 18K bytes. Therefore, the verification code generation method of this embodiment does not bring noticeably loading to the overall system.

[0034] To further illustrate a verification process collaborating with the verification code generation method of this embodiment, the present invention further provides an embodiment for a subsequent verification method. Refer to FIG. 6 showing a flowchart of a data verification method provided according to an embodiment of the present invention. It should be noted that, the data verification method in FIG. 6 can similarly be performed in the electronic device 10 in FIG. 1; however, the present invention does not limit that the data verification method in FIG. 6 can be performed only in the electronic device 10 in FIG. 1. Alternatively speaking, the verification code generation method of the foregoing embodiment and the data verification method of this embodiment can be performed by the same electronic device, e.g., the electronic device 10 in FIG. 1, or be respectively performed by different electronic devices. In brief, the electronic device performing the data verification method of this embodiment needs to store the accompanying verification file of the foregoing embodiment.

[0035] Similarly, the data verification method in FIG. 6 can be achieved by an application (not shown) having a plurality of instructions, and the application is referred to as a second application in this embodiment. Moreover, for illustration purposes, this embodiment is also performed by the electronic device 10 in FIG. 1. Thus, the electronic device 10 in FIG. 1 can further include a verification circuit 140 coupled to the storage device 130, and the second application can similarly be stored in the storage device 130 and is used for instructing the electronic device 10 to perform the data verification method in FIG. 6. That is to say, when the electronic device 10 is installed with the second application, the electronic device 10 can activate the data verification method in FIG. 6. The present invention does not limit the specific implementation form of the verification circuit 140, nor does it limit the specific implementation forms of the electronic device 10 regarding the installation of the second application and the activation of the data verification method in FIG. 6. A person skilled in the art can carry out associated designs according to actual requirements and applications.

[0036] More specifically, after the electronic device 10 activates the data verification method in FIG. 6, as shown in FIG. 6, in step S610, according to a starting time of a video/audio under verification, the verification circuit 140 identifies, from multiple first-level checksums in the accompanying verification file, a first-level checksum corresponding to the video/audio under verification. However, for illustration purposes, it is assumed in this embod-

iment that the video/audio under verification is one data segment in FIG. 3A; however, the present invention is not limited to the above example. Furthermore, the first-level checksum corresponding to the video/audio under verification can include the first hash value of one data segment in FIG. 3A as well as the timestamp associated with the data segment. Thus, in this embodiment, the verification circuit 140 can determine by comparison whether the starting time of the video/audio under verification matches the timestamp of any one of the data segments in FIG. 3A to identify the first-level checksum corresponding to the video/audio under verification; however, the present invention is not limited to the above.

[0037] In step S620, the verification circuit 140 can verify whether the video/audio under verification is correct according to the first hash value of the first-level checksum corresponding to the video/audio under verification. For example, assuming that the first-level checksum corresponding to the video/audio under verification refers to the first-level checksum CS1 (3) in FIG. 3A, the verification circuit 140 can use the same hash function to calculate the hash value of the video/audio under verification, and determine by comparison whether the hash value of the video/audio under verification is the same as the first hash value in the first-level checksum CS1 (3). If the two are the same, it means that the video/audio under verification is correct; if the two are different, it means that the video/audio under verification has been tampered. The operation principle of using a hash value for data verification is generally known to a person skilled in the art, and thus the associated details are not further described herein.

[0038] As shown in FIG. 3A, the second-level checksum CS2(1) covering the first-level checksum CS1 (3) corresponding to the video/audio under verification includes a second hash value of multiple first hash values of the covered first-level checksums CS1 (1) to CS1 (5), and multiple timestamps of the covered first-level checksums CS1 (1) to CS1 (5). Thus, when the video/audio under verification refers to the 3rd data segment, given that the verification circuit 140 obtains the 1st, 2nd, 4th and 5th data segments, the verification circuit 140 can also verify according to the first hash values of the first-level checksums CS1 (1) to CS1 (5) and the second hash value of the second-level checksum CS2(1), whether the above parts of data have been tampered. Similarly, in this embodiment, the verification circuit 140 can further identify from the accompanying verification file the second-level checksum CS2(1) covering the first-level checksum CS1 (3) corresponding to the video/audio under verification, and use the same device key PK to verify whether the second-level checksum CS2(1) and the digital signature DS(1) associated with the second-level checksum CS2(1) are correct. In brief, with thorough understanding of the verification code generation method of the foregoing embodiment, a person skilled in the art could carry out associated designs of the subsequent verification method according to actual requirements or

applications.

[0039] In conclusion, different from the prior art that divides an original video file completely stored into multiple frames and then individually performs hash processing on the frames, the verification code generation method of the embodiment of the present invention is capable of dynamically generating a verification code for a part of data in a situation where the electronic device is currently generating a video/audio stream. More particularly, when it is determined that once the encoding engine has generated a part of data of sufficient units by encoding, the verification code generation method of the embodiment of the present invention can real-time generate a first-level checksum associated with that part of data, and record the first-level checksum in the accompanying verification file. In addition, without processing a video/audio stream that is already completely stored, the verification code generation method of the embodiment of the present invention can again generate, at an interval of every N data segments, a second-level checksum for W consecutive first-level checksums and similarly record the second-level checksum in the accompanying verification file. Therefore, the verification code generation method of the embodiment of the present invention allows a subsequent verification method, e.g., the data verification method provided by the embodiment of the present invention, to quickly verify the integrity of a part of data according to the accompanying verification file. More particularly in a situation where a part of data is damaged or lost, the data verification method provided according to the embodiment of the present invention is still capable of verifying the undamaged part of data correctly.

[0040] While the present invention has been described by way of the above embodiments, it is to be understood that the claim scope of the present invention is not limited thereto.

40 Claims

1. A verification code generation method, performed in an electronic device, the electronic device for performing encoding to generate a video/audio stream having a plurality of data segments, the verification code generation method comprising:

each time a data segment of the data segments is completely generated by encoding, generating a first-level checksum associated with the data segment, and recording the first-level checksum in an accompanying verification file; and

at an interval of every N data segments of the data segments, generating a second-level checksum for W consecutive first-level checksums, and recording the second-level checksum in the accompanying verification file, where

W is a positive integer greater than or equal to 2, and N is a positive integer greater than 0 and smaller than or equal to W.

2. The verification code generation method according to claim 1, wherein the first-level checksum of the data segment comprises a first hash value associated with the data segment, and the second-level checksum comprises a second hash value of the first hash values of the covered first-level checksums. 5
3. The verification code generation method according to claim 2, wherein the first-level checksum of the data segment further comprises a timestamp associated with the data segment, and the second-level checksum further comprises the timestamps of the covered first-level checksums. 10
4. The verification code generation method according to claim 3, wherein the step of generating the second-level checksum and recording the second-level checksum in the accompanying verification file further comprises: 15
using a device key to sign the second-level checksum to generate a digital signature associated with the second-level checksum, and recording the digital signature in the accompanying verification file. 20
5. The verification code generation method according to claim 4, wherein the data segment comprises at least one group of pictures (GOP) or at least one set of media data (mdat). 25
6. A data verification method, performed in an electronic device, the electronic device having an accompanying verification file stored therein, the accompanying verification file recording a plurality of first-level checksums associated with a plurality of data segments of a video/audio stream, the accompanying verification file recording, at an interval of every N data segments of the data segments, a second-level checksum associated with W consecutive first-level checksums, W being a positive integer greater than or equal to 2, N being a positive integer greater than 0 and smaller than or equal to W, the data verification method comprising: 30

identifying, from the first-level checksums in the accompanying verification file, a first-level checksum corresponding to a video/audio under verification according to a starting time of the video/audio under verification, the first-level checksum comprising a first hash value associated with one data segment of the data segments and a timestamp associated with the data segment; and 35
Verifying, according to the first hash value of the first-level checksum corresponding to the vid-

eo/audio under verification, whether the video/audio under verification is correct, wherein the second-level checksum covering the first-level checksum corresponding to the video/audio under verification comprises a second hash value of the first hash values of the covered first-level checksums and the timestamps of the covered first-level checksums. 40

7. The data verification method according to claim 6, wherein, with respect to the second-level checksum covering the first-level checksum corresponding to the video/audio under verification, the accompanying verification file further records a digital signature associated with the second-level checksum, the data verification method further comprising: 45
identifying, from the accompanying verification file, the second-level checksum covering the first-level checksum corresponding to the video/audio under verification; and using a device key to verify whether the second-level checksum and the digital signature associated with the second-level checksum are correct. 50

8. An electronic device, comprising: 55

an encoding engine, for performing encoding to generate a video/audio stream having a plurality of data segments;
a verification code generation circuit; and
at least one storage device, storing a first application, the first application for instructing the electronic device to perform a verification code generation method, wherein the verification code generation method comprises: 60

each time a data segment of the data segments is completely generated by encoding performed by the encoding engine, the verification code generation circuit generating a first-level checksum associated with the data segment, and recording the first-level checksum in an accompanying verification file; and
at an interval of every N data segments of the data segments, the verification code generation circuit generating a second-level checksum for W consecutive first-level checksums, and recording the second-level checksum in the accompanying verification file, where W is a positive integer greater than or equal to 2, and N is a positive integer greater than 0 and smaller than or equal to W. 65

9. The electronic device according to claim 8, wherein 70

the first-level checksum of the data segment comprises a first hash value associated with the data segment, and the second-level checksum comprises a second hash value of the first hash values of the covered first-level checksums.

rect.

5

10. The electronic device according to claim 9, wherein the first-level checksum of the data segment further comprises a timestamp associated with the data segment, and the second-level checksum further comprises the timestamps of the covered first-level checksums.

10

11. The electronic device according to claim 10, wherein the step of generating the second-level checksum and recording the second-level checksum in the accompanying verification file further comprises:

15

Using, by the verification code generation circuit, a device key to sign the second-level checksum to generate a digital signature associated with the second-level checksum, and recording the digital signature in the accompanying verification file.

20

25

12. The electronic device according to claim 11, wherein the data segment comprises at least one group of pictures (GOP) or at least one set of media data (mdat).

30

13. The electronic device according to claim 12, further comprising a verification circuit, the at least one storage device further storing a second application, the second application being for instructing the electronic device to perform a data verification method, wherein the data verification method comprises:

35

the verification circuit identifying, from the first-level checksums in the accompanying verification file, a first-level checksum corresponding to a video/audio under verification according to a starting time of the video/audio under verification; and
 verifying, according to the first hash value of the first-level checksum corresponding to the video/audio under verification whether the video/audio under verification is correct.

40

45

14. The electronic device according to claim 13, wherein the data verification method further comprises:

50

identifying, from the accompanying verification file, the second-level checksum covering the first-level checksum corresponding to the video/audio under verification; and
 using a device key to verify whether the second-level checksum and the digital signature associated with the second-level checksum are cor-

55




FIG.1




FIG.2




FIG.3A




FIG.3B




FIG.4




FIG.5A




FIG.5B




FIG.6



EUROPEAN SEARCH REPORT

Application Number
EP 19 17 3251

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	US 2017/075938 A1 (BLACK TRON [US] ET AL) 16 March 2017 (2017-03-16) * paragraphs [0002], [0032] * * paragraph [0040] - paragraph [0066] * * paragraph [0092] - paragraph [0094] * -----	1-14	INV. H04N21/6334 H04N21/647 H04L9/32 G06F21/64 H04N21/24
X	US 2007/239961 A1 (NOGUCHI YASUO [JP] ET AL) 11 October 2007 (2007-10-11) * paragraph [0029] - paragraph [0063] * * paragraph [0072] - paragraph [0096] * -----	1,6,8,13	H04N21/258 H04N21/845
A	US 7 581 094 B1 (APOSTOLOPOULOS JOHN [US] ET AL) 25 August 2009 (2009-08-25) * column 4, line 35 - column 5, line 28 * -----	1-14	
A	US 2002/194209 A1 (BOLOSKY WILLIAM J [US] ET AL) 19 December 2002 (2002-12-19) * paragraph [0028] * * paragraph [0072] - paragraph [0083] * * paragraph [0101] * * paragraph [0145] - paragraph [0157] * -----	1-14	
A	US 7 624 335 B1 (MAHESHWARI UMESH [US] ET AL) 24 November 2009 (2009-11-24) * column 2, line 22 - column 4, line 50 * -----	1-14	
A	EP 0 976 221 B1 (SIEMENS AG [DE]) 14 April 2004 (2004-04-14) * paragraph [0031] - paragraph [0034] * -----	1-14	
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 30 September 2019	Examiner Vaquero, Raquel
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 19 17 3251

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-09-2019

10

15

20

25

30

35

40

45

50

55

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2017075938 A1	16-03-2017	AU 2016324022 A1	12-04-2018
		CA 2997404 A1	23-03-2017
		CN 108292351 A	17-07-2018
		EP 3341887 A1	04-07-2018
		JP 2018533320 A	08-11-2018
		US 2017075938 A1	16-03-2017
		US 2019278920 A1	12-09-2019
		WO 2017048630 A1	23-03-2017
-----	-----	-----	-----
US 2007239961 A1	11-10-2007	JP 4767057 B2	07-09-2011
		JP 2007257566 A	04-10-2007
		US 2007239961 A1	11-10-2007
-----	-----	-----	-----
US 7581094 B1	25-08-2009	NONE	
-----	-----	-----	-----
US 2002194209 A1	19-12-2002	EP 1278113 A2	22-01-2003
		US 2002194209 A1	19-12-2002
		US 2005097077 A1	05-05-2005
		US 2005097313 A1	05-05-2005
		US 2005097318 A1	05-05-2005
		US 2005108240 A1	19-05-2005
-----	-----	-----	-----
US 7624335 B1	24-11-2009	NONE	
-----	-----	-----	-----
EP 0976221 B1	14-04-2004	AU 723002 B2	17-08-2000
		EP 0976221 A1	02-02-2000
		ES 2219883 T3	01-12-2004
		ID 22750 A	09-12-1999
		JP 2000513115 A	03-10-2000
		WO 9847264 A1	22-10-1998
-----	-----	-----	-----