



(11)

EP 3 754 694 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
23.12.2020 Bulletin 2020/52

(51) Int Cl.:
H01L 21/66 (2006.01)

(21) Application number: **20179474.0**

(22) Date of filing: **11.06.2020**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME
Designated Validation States:
KH MA MD TN

(72) Inventors:
• **KAMPHUIS, Antonius Hendrikus Jozef**
5656 AG Eindhoven (NL)
• **COBUSSEN, Johannes**
5656 AG Eindhoven (NL)
• **ZENZ, Christian**
5656 AG Eindhoven (NL)
• **ALBERMANN, Guido**
5656 AG Eindhoven (NL)

(30) Priority: **18.06.2019 US 201916444322**

(71) Applicant: **NXP B.V.**
5656 AG Eindhoven (NL)

(74) Representative: **Krott, Michel**
NXP Semiconductors
Intellectual Property & Licensing
High Tech Campus 60
5656 AG Eindhoven (NL)

(54) **INTEGRATED CIRCUIT SAW BOW BREAK POINT**

(57) A saw bow is provided and designed such that the conductors of the saw bow will break at a predictable location when using modern dicing techniques. This results in a break in the circuit provided by the saw bow, with any exposed conductors not being on the die side.

Further, by providing a known breaking point in the saw bow, modern dicing techniques such as plasma dicing can be used, thereby allowing for the saw lane to be made narrower, which will in turn increase the number of wafers that can be included on a wafer.




FIG. 4A

Description

BACKGROUND

FIELD

[0001] This disclosure relates generally to integrated circuit manufacturing, and more specifically, to modifying integrated circuit die saw bows for consistent breakage location during singulation.

RELATED ART

[0002] Wafer testing is a step performed during semiconductor device fabrication. During this step, which is performed before a wafer is sent to die preparation, individual integrated circuits on the wafer are tested for functional defects by applying special test patterns to them. Wafer testing is often performed by a piece of test equipment called a wafer prober. During wafer testing, probes are applied to contacts on each die on the wafer to communicate with the circuitry within the die. Test patterns can be provided to the circuitry and responses registered by the probes. The wafer prober can also exercise any test circuitry present on wafer scribe lines.

[0003] Once testing is completed, the individual device die is separated from the wafer (and neighboring device die) during a singulation process. Historically, device die was singulated from the wafer using a saw that cut through scribe lines between the die on the wafer. As device die sizes have become smaller and smaller and the number of die on a wafer have increased, wafer singulation techniques have moved to stealth dicing and plasma dicing to allow for smaller scribe lines. These techniques do not involve sawing the die for singulation, but instead provide regions where the die can be broken apart along the scribe line.

[0004] Wafer testing can involve the use of test contact pads on the device die. Test pads can be configured to be disabled after the testing process. Commonly, a circuit path external to the device die is provided to connect circuitry within the device die to the test pad. The external circuit path, called a saw bow, loops through the scribe line region and is designed to be cut during singulation, thereby disabling test pad access to the test circuitry. Other uses for a saw bow can include connecting internal circuitry within the device die for programming purposes during the test and configuration phase while still on a wafer but disabling that functionality after singulation.

[0005] In order for internal circuitry within a die to remain secure after singulation, a clean break of the saw bow connection must be ensured. While sawing device die apart does guarantee a clean cut through the saw bow, the newer techniques of stealth dicing and plasma dicing cannot guarantee a clean break without potentially exposing some of the circuit path. This can result in a region where the saw bow path can short together, thereby defeating the purpose of severing the saw bow path

or providing a potential contact path for illicit communication to the circuitry within the die.

[0006] It is therefore desirable to provide a saw bow conductive path that can predictably break in an area that will result in no exposed conductors at the die side when using modern techniques for device die singulation.

SUMMARY

[0007] In accordance with a first aspect of the present disclosure, a semiconductor wafer is provided, having a plurality of semiconductor device dies arranged in a grid pattern, the semiconductor wafer comprising: a first semiconductor device die; a second semiconductor device die, neighboring the first semiconductor device die in the grid pattern and separated from the first semiconductor device die by a dicing lane; and a first conductor extending from a side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending within a seal ring region of the second semiconductor device die, wherein the first conductor is formed such that a first region of the first conductor located nearer to the first semiconductor device die in the dicing lane has a lower tensile strength than a second region of the first conductor located nearer to the second semiconductor device die.

[0008] In one or more embodiments, the semiconductor wafer further comprises: a second conductor extending from the side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending within the seal ring region of the second semiconductor device die, wherein the second conductor is formed such that a first region of the second conductor located nearer to the first semiconductor device die has a lower tensile strength than a second region of the second conductor located nearer to the second semiconductor device die, and the second conductor is parallel to the first conductor; and a third conductor that electrically couples the first conductor to the second conductor at the ends of the first and second conductors within the seal ring region of the second semiconductor device die.

[0009] In one or more embodiments, a distance between the first conductor and the second conductor is about 2 μm .

[0010] In one or more embodiments, the first and second conductors are within a same metal layer of one or more metal layers implemented on the semiconductor wafer.

[0011] In one or more embodiments, the first and second conductors are within different metal layers of one or more metal layers implemented on the semiconductor wafer, and the second conductor is located above the first conductor.

[0012] In one or more embodiments, the first conductor is formed such that the first region of the first conductor

has a lower tensile strength than the second region of the first conductor by virtue of the first conductor having a narrower width in the first region than the second region.

[0013] In one or more embodiments, the first conductor comprises a third region between the first and second regions, the third region has a width of approximately 0.3 μm , and the first region has a width of 85% or less than that of the third region.

[0014] In one or more embodiments, the second region has a width of greater than 0.3 μm .

[0015] In one or more embodiments, the first conductor is formed such that the first region of the first conductor has a lower tensile strength than the second region of the first conductor by virtue of the second region of the first conductor comprising an approximate shape of an isosceles triangle, a base of the isosceles triangle is the end of the first conductor nearer to the second semiconductor device die, the base of the isosceles triangle is approximately three times a width of the first conductor in the first region, and a tip of the isosceles triangle is subsumed within the first conductor toward the first region.

[0016] In accordance with a second aspect of the present disclosure, a method is conceived of providing a saw bow to a semiconductor device die on a wafer, the method comprising: forming integrated circuitry within one or more metal layers on a wafer, wherein the integrated circuitry is arranged in a grid pattern of a plurality of device die regions including a first semiconductor device die region and a second semiconductor device die region, and the first semiconductor device die region is separated from the second semiconductor device die region by a dicing lane; and forming a first conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the first conductor is coupled to a metal layer of the one or more metal layers, the first conductor ends within a seal ring region of the second semiconductor device die region, the first conductor comprises a first region located nearer to the first semiconductor device die region and a second region located nearer to the second semiconductor device die region, and the first conductor comprises a lower tensile strength in the first region than the second region.

[0017] In one or more embodiments, the method further comprises: forming a second conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the second conductor is coupled to the metal layer, the second conductor ends within the seal ring of the second semiconductor device die region, the second conductor comprises a first region located nearer to the first semiconductor device die region and a second region located nearer to the second semiconductor device die region; the second conductor comprises a lower tensile strength in the first region than the second region; and forming a third conductor to electrically couple the first conductor to the second conductor

at the ends of the first and second conductors in the seal ring of the second semiconductor device die region.

[0018] In one or more embodiments, the first semiconductor device die region comprises another metal layer of the one or more metal layers, and the method further comprises: forming a second conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the second conductor is coupled to the other metal layer, the second conductor ends in or near the seal ring of the second semiconductor device die region, the second conductor comprises a first region located nearer to the first semiconductor device die and a second region located nearer to the second semiconductor device die, the second conductor comprises a lower tensile strength in the first region than the second region; the second conductor is above the first conductor and approximately parallel to the first conductor and about the length of the first conductor; and forming a third conductor to electrically couple the first conductor to the second conductor in the seal ring of the second semiconductor device die region.

[0019] In one or more embodiments, the third conductor is a metal-filled via.

[0020] In one or more embodiments, said forming the first conductor such that the first conductor comprises a lower tensile strength in the first region than the second region further comprises: forming the first conductor to have a narrower width in the first region than in the second region.

[0021] In one or more embodiments, etching wafer material from the dicing lane to perform plasma dicing of the first semiconductor device die from the second semiconductor device die region; and subjecting the first conductor to a tensile force after said etching, wherein the tensile force is sufficient to break the first conductor in the first region.

[0022] In one or more embodiments, the first conductor forms at least a part of a conductive pathway to test circuitry formed within the first semiconductor device die region and the conductive pathway is eliminated upon the breaking of the first conductor.

[0023] In accordance with a third aspect of the present disclosure, a semiconductor device die is provided, having integrated circuitry implemented in one or more metal layers, the semiconductor device die comprising: a first conductor exposed within a recess formed in a first sidewall of the semiconductor device die, wherein the first conductor has a first width; and a second conductor exposed at a surface of a second sidewall of the semiconductor device die, wherein the second sidewall is opposite the first sidewall, the second conductor has a second width, and the second width is larger than the first width.

[0024] In one or more embodiments, the semiconductor device die further comprises: a third conductor exposed within another recess formed in the first sidewall of the semiconductor device die.

[0025] In one or more embodiments, the first conductor

and the third conductor are formed within a same metal layer of the semiconductor device die.

[0026] In one or more embodiments, the first conductor and the third conductors are formed within different metal layers of the semiconductor device die.

BRIEF DESCRIPTION OF THE DRAWINGS

[0027] Embodiments of the present invention may be better understood by referencing the accompanying drawings.

Figure 1 is a simplified block diagram illustrating a portion of a semiconductor wafer with individual integrated circuit dies formed thereon.

Figures 2A, 2B, and 2C illustrate a saw bow construction and severing process using plasma dicing of prior art structures.

Figures 3A and 3B illustrate an additional saw bow construction and severing process using plasma dicing for smaller saw bow dimensions.

Figures 4A and 4B illustrate a saw bow configured to predictably break to expose metal on the loop side of the bow subsequent to plasma etching, in accord with one embodiment of the present invention.

Figures 5A and 5B illustrate another saw bow configuration designed to predictably break to expose metal on the loop side of the saw bow subsequent to plasma etching, in accord with one embodiment of the present invention.

Figure 6A and 6B illustrates vertical saw bow configuration designed to predictably break to expose metal on the loop side of the saw bow subsequent to plasma etching, in accord with one embodiment of the present invention.

[0028] The use of the same reference symbols in different drawings indicates identical items unless otherwise noted. The figures are not necessarily drawn to scale.

DETAILED DESCRIPTION

[0029] Embodiments of the present invention provide a saw bow designed such that the conductors of the saw bow will break at a predictable location when using modern dicing techniques. This results in a break in the circuit provided by the saw bow, with any exposed conductors not being on the die side. Further, by providing a known breaking point in the saw bow, modern dicing techniques such as plasma dicing can be used, thereby allowing for the saw lane to be made narrower, which will in turn increase the number of wafers that can be included on a wafer.

[0030] Traditionally, an integrated circuit saw bow is sawed through after wafer testing, so that an end customer cannot access the electronic content of the die or that the die can be placed in a non-testing mode. New

die separation techniques, such as stealth dicing and plasma dicing, do not use a sawing process and therefore saw bow metal is broken during die singulation. The location of a break in the saw bow metal is less predictable than sawing and has the potential to cause shorting in a singulated die due to exposed metal on the die side. Shorting can be caused by, for example, anisotropic conductive paste (ACP), which is composed of particles that can lay across exposed conductors of a severed saw bow.

[0031] In some saw bow applications, the shorting problem was overcome by expanding spacing between the legs of a saw bow conductive path exiting from a device die from 2 μm to 20 μm . But as die size gets smaller, providing a large enough gap between the legs of a saw bow becomes dimensionally very difficult, if not impossible, and can be expensive in terms of area dedication.

[0032] As mentioned above, one technique for dicing silicon wafers is a laser-based technique called stealth dicing. Stealth dicing is a two-stage process in which defect regions are introduced into the wafer by scanning a laser beam along intended cutting lines and secondly a carrier membrane underlying the wafer is expanded to cause the wafer to fracture along the cutting lines. The first step involves using a laser having a wavelength adapted to the electronic bandgap of silicon, where maximum absorption of the laser is adjusted through the use of optical focusing. That is, the laser beam is optically focused onto a point inside the semiconductor wafer. Defect regions of about 10 μm width are inscribed along the intended dicing lines, where the beam can be focused at different depths of the wafer. A fracture is induced along the 10 μm defect region by radially expanding the carrier membrane to which the wafer is attached. Cleavage along the defect region initiates at the bottom of the wafer and advances to the surface. Due to the 10 μm defect region, however, stealth dicing becomes more difficult for smaller sized dies using smaller width dicing lanes.

[0033] Plasma dicing employs deep silicon etch technology to singulate dies from wafers. The technology provides high quality results, design flexibility, and dices the entire wafer at the same time without die size sensitivity. Plasma dicing can employ a dry etch process in which areas of a wafer left unmasked are attacked by a plasma. Process gases are used to etch exposed dicing lane material and to control the vertical profile of the cut in the dicing lane. Plasma dicing can be performed to partially or completely remove all exposed silicon in the dicing lane. An advantage of the plasma dicing process over a stealth dicing process is that for certain techniques a width of the cut can be as small as 4 μm , as compared to 10 μm for stealth dicing.

[0034] One drawback of a plasma dicing process is that the speed of a plasma etch process is limited by the smallest regions within which etching is performed. Thus, a small region between saw bow "leg" conductors can slow down the entire dicing process. While a wider gap

in the saw bow loop serves to alleviate this issue, there are negatives with providing a large gap between saw bow legs, as discussed above. Embodiments of the present invention reduce the gap in the saw bow loop to the point that no etching is performed within the loop, thereby eliminating the small region limitation.

[0035] By not etching within the saw bow loop, a region that includes dicing lane material and saw bow conductors will be mechanically broken during the die singulation process. Embodiments of the present invention provide a technique for shaping the metal conductors of the saw bow so that the conductors break in a predictable location in order to avoid shorting or otherwise providing access to device die electronics through the saw bow path.

[0036] Figure 1 is a simplified block diagram illustrating a portion of a semiconductor wafer 100 with individual integrated circuit dies formed thereon. In current technology, wafer diameters of 150 mm, 200 mm, and 300 mm are common. Semiconductor wafers of these dimensions can be processed to include hundreds to thousands of possible die per wafer (DPW), depending upon the nature the circuitry provided by the semiconductor device die and the nature of the processing technology used in manufacturing the semiconductor devices. The semiconductor wafer comprises a semiconductor substrate that can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above. Figure 1 illustrates a repeating set of semiconductor device die 110. During processing, dicing lanes (120, 130) are provided between each formed semiconductor device die. Upon completion of the integrated circuits in the dies, and testing thereof, the individual dies are singulated from the semiconductor wafer and each other die. Singulation processes, such as those described above, are performed along saw lines 125 and 135 in dicing lanes 120 and 130, respectively.

[0037] Die 110 include examples of saw bows extending across the dicing lanes. Saw bow 140 electrically couples circuitry within device die 110 to a test pad 145 located on a surface of device die 110. During device test, a probe can be brought into contact with test pad 145, for example, to provide testing signals to integrated circuits within device die 110, to read information from those integrated circuits, or to provide instructions or data to a memory within device die 110. Test pad 145 can be formed using metallization techniques known in the art, such as sputtering and photolithography. Saw bow 150 can be used to electrically couple integrated circuits within device die 110 for testing purposes (e.g., mode select for test). The electrical paths of both saw bow 140 and 150 are designed to be severed during singulation of device dies 110 from wafer 100.

[0038] Saw bows 140 and 150 are extensions of a metal layer formed within device die 110, which can be formed through a combination of deposition and patterning techniques, as known in the art. The metal layer can

include any conductive material, such as, but not limited to aluminum, aluminum-tin, copper, platinum, palladium, iridium, tantalum, titanium, tungsten, or any metal alloy, nitride or silicide thereof. The saw bows extend from a first device die region (e.g., 110), across the dicing lane (e.g., 120), and into the seal ring (not shown) of a neighboring device die region (e.g., 112). Seal rings are stress protection structures around integrated circuits and protect the internal circuit inside semiconductor chips from damage caused by the sawing of the semiconductor chips from wafers. Typical seal rings are usually formed of interconnected metal layers, dielectric layers between the metal layers, and connecting vias electrically coupling the metal layers.

[0039] Figures 2A, 2B, and 2C illustrate concerns with a saw bow severing process using plasma dicing for prior art structures. As illustrated in Figure 1, device die 110 has a saw bow 150 extending from a side of the device die through a dicing lane 120 and into device die region 112. Dicing lane 120 can include a dicing lane material 210 that includes wafer substrate material, such as silicon or germanium. Saw bow 150 has conductive legs of a width of 2 μm extending across dicing lane 120 to a loop conductor that is 20 μm long, resulting in a 20 μm space between the conductive legs. With such a loop structure, plasma etching for the dicing process occurs in dicing lane areas 220, 230, and 240. During the etching process, the dicing lane material is removed from dicing lane areas 220, 230, and 240. As discussed above, as the space between the conductive legs is reduced, a time to conduct the etching process for area 230 will increase. Thus, a spacing is chosen to optimize an amount of time to perform the etching process for the plasma dicing.

[0040] Figure 2B illustrates results of the plasma dicing after singulation of die 110 from wafer 100. As illustrated, a small amount of dicing lane material 210 remains on the surface of device die 110 facing the region where dicing lane 120 was located, as well as on surfaces of the severed saw bow. Saw bow 150 is severed into die-side pieces 250 and loop-side piece 260. As discussed above, singulating device die 110 using a plasma dicing process requires breaking apart the metal in the saw bow because that material is not etched. The breaking of the metal can result in exposed areas of metal 270 and 275. Breakage can occur unpredictably on either the die side or the loop side. Avoiding electrical shorts between exposed metal on the die side is one reason why a large space of 20 μm is provided between the legs of saw bow 150. But as discussed above, with smaller die sizes a 20 μm space can be impractical.

[0041] Figure 2C is a cross section of the saw bow region of the dicing lane after the etching process of the plasma dicing. As illustrated, saw bow 150 is an extension of one of the metal layers of die 110. The saw bow extends across dicing lane 120 and into device die region 112. Saw bow 150 extends into the seal ring region 285 of device die region 112, incorporating metal layers 280. In area 230, the etching process has removed the silicon

material of the dicing lane to the metal of the saw bow conductor. In addition, as illustrated in Figure 2B, the dicing lane material is etched beyond the metal layer within the saw bow loop.

[0042] Figures 3A and 3B illustrate additional concerns with a saw bow severing process using plasma dicing for smaller saw bow dimensions. As illustrated in Figure 2A, device die 110 has a saw bow 150 extending from a side of the device die through a dicing lane 120 and into device die region 112. Saw bow 150 has conductive legs of a width of 0.3 μm extending across dicing lane 120 to a loop conductor that is 2 μm long, resulting in a 2 μm space between the conductive legs. With such a loop structure, plasma etching for the dicing process occurs in dicing lane areas 320 and 340. During the etching process, the dicing lane material is not removed from a dicing lane area within the saw bow because this dimension is too small for efficient etching.

[0043] Figure 3B illustrates results of the plasma dicing after singulation of die 110 from wafer 100. A small amount of dicing lane material 210 remains on the surface of device die 110 facing the region where dicing lane 120 was located, as well as on surfaces of the severed saw bow and the interior area of the remnants of the saw bow. Saw bow 150 is severed into die-side pieces 350 and loop-side piece 360. Again, singulating device die 110 requires breaking apart the metal in the saw bow because that material is not etched and also the dicing lane material within the saw bow region. This breaking can result in exposed areas of metal 370 and 375. While breakage can occur unpredictably on either the die side or the loop side, Figure 3B illustrates breakage occurring on the die side.

[0044] The narrow gap between the saw bow die-side pieces 350 can result in an electrical short (e.g., by conductive dust released by the singulation process) and thereby defeating the purpose of the saw bow. Embodiments of the present invention provide a saw bow that will not sever with exposed metal on the die side, thereby avoiding the shorting problem.

[0045] Figures 4A and 4B illustrate a saw bow configured to predictably break to expose metal on the loop side of the bow subsequent to plasma etching, in accord with one embodiment of the present invention. A device die 410 has a saw bow 450 extending from a side of the device die through a dicing lane 120 and into a neighboring device die area 412. Saw bow 450 has conductive legs extending across dicing lane 120 to a loop conductor that is 2 μm long. As with Figure 3A, plasma etching for the dicing process occurs in dicing lane areas 420 and 440, but not between the conductive legs of the saw bow.

[0046] Each conductive leg of saw bow 450 is configured to be wider toward the loop end of the saw bow (e.g., region 455) with width W3 and narrower toward the device die end of the saw bow (e.g., region 458) having width W1. Widening the saw bow conductor in area 455 increases the tensile strength of the saw bow in that region, while narrowing the saw bow conductor in area 458

decreases the tensile strength of the saw bow metal in that region. Therefore, the widening of the saw bow metal toward the loop end of the saw bow makes the saw bow less likely to break at that end during mechanical separation after plasma dicing. Likewise, the narrowing of the saw bow metal toward the die end of the saw bow makes the saw bow more likely to break at that end during mechanical separation. Embodiments are not restricted by regions 455 and 458 having either curved or straight sides, as long as the narrowest width region (W1) is where breakage of the saw bow upon singulation is targeted. A region between regions 455 and 458 has a width W2 that is between that of W1 and W3. As with Figure 3A, in one embodiment, the width of the saw bow legs is approximately 0.3 μm in the region between regions 455 and 458.

[0047] Figure 4B illustrates results of plasma dicing after singulation of die 410 from a wafer. As above, small amount of dicing lane material 415 remains on the surface of device die 410 facing the region where dicing lane 120 was located, as well as on surfaces of the severed saw bow and the interior area of the remnants of the saw bow. Saw bow 450 is severed into die-side pieces 460 and loop-side piece 455. Again, singulating device die 410 requires breaking apart the metal in the saw bow because that material is not etched and also the dicing lane material within the saw bow region. As discussed above, saw bow 450 is configured to break in the region where the metal is narrowed 458 (i.e., where the tensile strength is lowest). The severed saw bow leaves exposed metal 470 on the loop side, while the die-side pieces of saw bow 460 are hidden by holes in dicing lane material 415 on that side. Since the die-side pieces of saw bow 460 are covered by the dicing lane material, the likelihood of a short between these two pieces is much less likely than the result of Figure 3B.

[0048] Figures 5A and 5B illustrate another saw bow configuration designed to predictably break to expose metal on the loop side of the saw bow subsequent to plasma etching, in accord with one embodiment of the present invention. Device die 510 has a saw bow 550 extending from a side of the device through dicing lane 120 and into neighboring device die area 512. Saw bow 550 has conductive legs extending across dicing lane 122 a loop conductor that is 2 μm long from the middle of the two conductive legs. As with Figure 4A, plasma etching for the dicing process occurs in dicing lane areas 520 and 540, but not between the conductive legs of the saw bow.

[0049] As with Figure 5A, each conductive leg of saw bow 550 is configured to be wider toward the loop end of the saw bow (e.g., region 555) having a width of W3 and narrower toward the device die end of the saw bow (e.g., region 558) having a width W1. Saw bow 550 is also configured to be stronger at the loop side (in and near device die area 512), providing a larger amount of metal material in area 555 to help ensure that no metal remains exposed on the die side. Figure 5A further illus-

trates that embodiments of the present invention are not limited to a particular shape of the thickened or thinned metal, but instead can be adapted to appropriate designs to take advantage of varying tensile strength of the material in accord with a particular application. In the illustrated embodiment, a width W2 of a conductive leg increases linearly in region 555 from width W1 to width W3, forming an isosceles triangle shape in region 555. But embodiments are not limited to a linear increase in conductor width in this region, and can be shaped, for example, as a curve. Further, a width W4 of the loop end of the saw bow can be as thin as W1 or larger than W3.

[0050] Figure 5B illustrates results of plasma dicing after singulation of die 510 from a wafer. Again, a small amount of dicing lane material 515 remains on the surface of device die 510 facing the region where dicing lane 120 was located, as well as on surfaces of the severed saw bow and the interior area of the remnants of the saw bow. Saw bow 550 is severed into die-side pieces 560 and loop side piece 555. Saw bow 550 is targeted to break in the region where the metal is narrowest (e.g. region 558 with width W1). The severed saw bow leaves some exposed metal 570 on the loop side, while the die-side pieces of saw bow 460 are hidden by holes in dicing lane material 515 on that side. As with Figure 4B, the die-side pieces of saw bow are covered by the dicing lane material and therefore there is a low likelihood of a short between saw bow pieces 560.

[0051] Figure 6A and 6B illustrates vertical saw bow configuration designed to predictably break to expose metal on the loop side of the saw bow subsequent to plasma etching, in accord with an embodiment of the present invention. Figure 6A provides a cross section of a dicing lane 620 adjacent to a die 610 and a die 612. Saw bow 650 is vertically constructed in the dicing lane to electrically couple circuit paths in two metal layers 651 and 653. Saw bow legs 652 and 654 are extensions of die metal layers 651 and 653, respectively. Saw bow loop side is constructed to electrically couple the two saw bow legs through the use of a via 655, for example. This coupling occurs within a seal ring region 670 of die 612. Figure 6B illustrates the plan view of the vertical saw bow, where only the top saw bow leg is visible. The top saw bow leg has a narrow region 656 having a width W1 and a wider region 658 having a maximum width W3 similar to that illustrated for Figure 5A, with an increasing width W2 in region 658. As with the previously discussed saw bow embodiments of the present invention, saw bow 650 is configured to break along the narrower, die side of the saw bow, leaving potentially exposed metal on the loop side.

[0052] By now it should be appreciated that there has been provided a semiconductor wafer having a plurality of semiconductor device die arranged in a grid pattern. The semiconductor wafer includes a first semiconductor device die and a second semiconductor device die that neighbors the first semiconductor device die in the grid pattern and is separated from the first semiconductor de-

vice die by a dicing lane. The first semiconductor device die includes one or more metal layers. A metal layer of the one or more metal layers includes a first conductor extending from a side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending in or near a seal ring of the second semiconductor device die. The first conductor is formed such that a first region of the first conductor located nearer to the first semiconductor device die in the dicing lane has a lower tensile strength than a second region of the first conductor located nearer to the second semiconductor device die.

[0053] In one aspect of the above embodiment, the semiconductor wafer further provides: the metal layer including a second conductor extending from the side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending in or near the seal ring of the second semiconductor device die; the second conductor is formed such that a first region of the second conductor located nearer to the first semiconductor device die has a lower tensile strength than a second region of the second conductor located nearer to the second semiconductor device die; the second conductor is approximately parallel to the first conductor and about a same length from the first semiconductor device die as the first conductor; and, the metal layer further includes a third conductor that electrically couples the first conductor to the second conductor at the ends of the first and second conductors in the second semiconductor device die. In a further aspect, a distance between the first conductor and the second conductor is about 2 μm .

[0054] In another aspect of the above embodiment, the semiconductor wafer further provides: the first semiconductor device die including another metal layer of the one or more metal layers; the other metal layer includes a second conductor extending from the side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending in or near the seal ring of the second semiconductor device die; the second conductor is formed such that a first region of the second conductor located nearer to the first semiconductor device die has a lower tensile strength than a second region of the second semiconductor located nearer to the second semiconductor device die; the second conductor is approximately parallel to the first conductor and about a same length from the first semiconductor device die as the first conductor; the second conductor is located above the first conductor; and, a third conductor electrically couples the first conductor to the second conductor at the end of the first and second conductors in the second semiconductor device die. In a further aspect the third conductor is a metal-filled via.

[0055] In another aspect of the above embodiment, the first conductor is formed such that the first region of the

first conductor has a lower tensile strength than the second region of the first conductor by virtue of the first conductor having a narrower width in the first region than the second region. In a further aspect, the first conductor includes a third region between the first and second regions, the third region has a width of approximately 0.3 μm , and the first region has a width of 85% or less than that of the third region. In still a further aspect, the second region has a width greater than 0.3 μm . In yet another aspect of the above embodiment, the first conductor is formed such that the first region of the first conductor has a lower tensile strength than the second region of the first conductor by virtue of the second region of the first conductor including an approximate shape of an isosceles triangle, a base of the isosceles triangle is the end of the first conductor nearer to the second semiconductor device die, the base of the isosceles triangle is approximately three times a width of the first conductor in the first region, and a tip of the isosceles triangle is subsumed within the first conductor toward the first region.

[0056] A method of providing a saw bow to a semiconductor device die on a wafer is provided by another embodiment of the present invention. The method includes forming a first semiconductor device die that has one or more metal layers, forming a second semiconductor device die neighboring the first semiconductor device die in a grid pattern where the second semiconductor device die is separated from the first semiconductor device die by a dicing lane, forming a first conductor extending from a side of the first semiconductor device die into the dicing lane and toward the second semiconductor device die where the first conductor includes a first region located nearer to the first semiconductor device die and a second region located nearer to the second semiconductor device die, and forming the first conductor such that the first conductor includes a lower tensile strength in the first region than the second region. The first conductor is coupled to a metal layer of the one or more metal layers. The first conductor ends in or near a seal ring of the second semiconductor device die.

[0057] In one aspect of the above embodiment, the method further includes forming a second conductor extending from a side of the first semiconductor device die into the dicing lane and toward the second semiconductor device die where the second conductor includes a first region located nearer to the first semiconductor device die and a second region located nearer to the second semiconductor device die, forming the second conductor such that the first conductor includes a lower tensile strength in the first region than the second region, and forming a third conductor that electrically couples the first conductor to the second conductor at the ends of the first and second conductors in the second semiconductor device die. The second conductor is coupled to the metal layer and the second conductor ends in or near the seal ring of the second semiconductor device die.

[0058] In another aspect of the above embodiment the first semiconductor device die includes another metal lay-

er of the one or more metal layers and the method further includes forming a second conductor extending from a side of the first semiconductor device die into the dicing lane and toward the second semiconductor device die where the second conductor includes a first region located nearer to the first semiconductor device die and a second region located nearer to the second semiconductor device die, forming the second conductor such that the first conductor includes a lower tensile strength in the first region than the second region, forming the second conductor such that the second conductors above the first conductor and approximately parallel to the first conductor and about the length of the first conductor, and forming a third conductor to electrically couple the first conductor to the second conductor at the end of the first and second conductors in the second semiconductor device die. The second conductors coupled to the other metal layer, the second conductor ends in or near the seal ring of the second semiconductor device die. In a further aspect, the third conductor is a metal-filled via.

[0059] In another aspect of the above embodiment, said forming the first conductor such that the first conductor includes a lower tensile strength in the first region than the second region further includes forming the first conductor to have a narrower width in the first region than in the second region. In a further aspect, said forming the first conductor to have a narrower width in the first region than in the second region further includes forming the first conductor to include a third region between the first and second regions where the third region has a width of approximately 0.3 μm , and forming the first region to have a width of about 0.256 μm .

[0060] In still another aspect of the above embodiment, said forming the first conductor further includes forming the second region of the first conductor to an approximate shape of an isosceles triangle. A base of the isosceles triangle is the end of the first conductor nearer to the second semiconductor device die. The base of the isosceles triangle is about three times a width of the first conductor in the first region. A tip of the isosceles triangle is subsumed within the first conductor toward the first region. In another aspect of the above embodiment, the method further includes etching wafer material from the dicing lane to perform plasma dicing of the first semiconductor device die from the second semiconductor device die, and subjecting the first conductor to a tensile force after said etching where the tensile force is sufficient to break the first conductor in the first region.

[0061] Another embodiment of the present invention provides a semiconductor device die having integrated circuitry implemented in one or more metal layers. The semiconductor device die includes a first conductor exposed within a recess formed in a first sidewall of the semiconductor device die, where the first conductor has a first width. The semiconductor device die includes a second conductor exposed at a surface of a second sidewall of the semiconductor device die opposite to the first sidewall. The second conductor has a second width that

is larger than the first width. In one aspect of the above embodiment, the semiconductor device die further includes a third conductor exposed within another recess formed in the first sidewall of the semiconductor device die. In a further aspect, the first and third conductors are formed within a same metal layer of the semiconductor device die. In another further aspect, the first and third conductors are formed within different metal layers of the semiconductor device die.

[0062] Another embodiment of the present invention provides a semiconductor wafer having a plurality semiconductor device die arranged in a grid pattern. The semiconductor wafer includes a first semiconductor device die region including one or more metal layers and a second semiconductor device die region, neighboring the first semiconductor device die region in the grid pattern and separated from the first semiconductor device die region by a dicing lane. A first layer of the one or more metal layers of the first semiconductor device die region includes a first conductor extending from a side of the first semiconductor device die region into the dicing lane and extending toward the second semiconductor device die region, entering the second semiconductor device die region, and ending in or near a seal ring of the second semiconductor device die region. A second layer of the one or more metal layers of the first semiconductor device die region includes a second conductor extending from a side of the first semiconductor device die region into the dicing lane and extending toward the second semiconductor device die region, entering the second semiconductor device die region, and entering in or near a seal ring of the second semiconductor device die region. The first and second conductors are formed such that first regions of the first and second conductors have a lower tensile strength than second regions of the first and second conductors. The first regions of the first and second conductors are located in the dicing lane nearer to the first semiconductor device die region than the second semiconductor device die region. The second regions of the first and second conductors are located in the dicing lane nearer to the second semiconductor device die region than the first semiconductor device die region. The second conductor is approximately parallel to the first conductor.

[0063] In one aspect of the above embodiment, the first and second layers are a same layer of the one or more metal layers and the semiconductor wafer further includes a third conductor that couples ends of the first and second conductors in the second semiconductor device die region. In another aspect of the above embodiment, the first and second layers are different layers of the one or more metal layers and the semiconductor wafer further includes the second conductor located over and above the first conductor, and a metal filled via electrically coupling the first and second conductors in the second semiconductor device die region. In still another aspect of the above embodiment, the first and second layers are different layers of the one or more metal layers

and the semiconductor wafer further includes a third conductor formed in the semiconductor device die region, and metal-filled vias coupling the third conductor to each of the first and second conductors.

[0064] The above structures and methods of making those structures provide a mechanism to reduce shorting of severed saw bow conductors subsequent to singulation of device die from a wafer. By reducing the tensile strength of the conductors in a region close to the device die from which the saw bow extends, breakage can more predictably occur in an area protected by insulating material, thereby preventing conductive material from causing a short between the remnants of the saw bow conductors.

[0065] Because the apparatus implementing the present invention is, for the most part, composed of electronic components and circuits known to those skilled in the art, circuit details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.

[0066] Moreover, the terms "front," "back," "top," "bottom," "over," "under" and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.

[0067] It is further noted that the term "neighboring" as used herein means "adjacent to" (e.g., next to and without an intervening object), and "laterally" as used herein means "in a sideways direction" (e.g., a horizontal direction that is parallel to a plane of the substrate).

[0068] As used herein, the terms "approximately" and "about" mean a value close to or within an acceptable range of an indicated value, amount, or quantity, which also includes the exact indicated value itself.

[0069] As used herein, the terms "substantial" and "substantially" mean sufficient to achieve the stated purpose or value in a practical manner, taking into account any minor imperfections or deviations, if any, that arise from usual and expected process abnormalities that may occur during wafer fabrication, which are not significant for the stated purpose or value.

[0070] Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, the shape of the conductive legs of the saw bow are not limited to those shapes illustrated in the figures, but instead should be sufficient to reduce the tensile strength of the conductors in the region desired for breaking. Accordingly, the specification and figures are to be regarded in an illustrative rather than a

restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.

[0071] The term "coupled," as used herein, is not intended to be limited to a direct coupling or a mechanical coupling.

[0072] Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles.

[0073] Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.

Claims

1. A semiconductor wafer having a plurality of semiconductor device dies arranged in a grid pattern, the semiconductor wafer comprising:

- a first semiconductor device die;
- a second semiconductor device die, neighboring the first semiconductor device die in the grid pattern and separated from the first semiconductor device die by a dicing lane; and
- a first conductor extending from a side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending within a seal ring region of the second semiconductor device die, wherein the first conductor is formed such that a first region of the first conductor located nearer to the first semiconductor device die in the dicing lane has a lower tensile strength than a second region of the first conductor located nearer to the second semiconductor device die.

2. The semiconductor wafer of Claim 1 further comprising:

- a second conductor extending from the side of the first semiconductor device die into the dicing lane and extending toward the second semiconductor device die, entering the second semiconductor device die, and ending within a seal ring region of the second semiconductor device die, wherein the second conductor is formed such that a first region of the second conductor located nearer to the first semiconductor device die in the dicing lane has a lower tensile strength than a second region of the second conductor located nearer to the second semiconductor device die, and the second conductor is parallel to the first conductor; and
- a third conductor that electrically couples the first conductor to the second conductor at the ends of the first and second conductors within the seal ring region of the second semiconductor device die.

ductor device die, and ending within the seal ring region of the second semiconductor device die, wherein

the second conductor is formed such that a first region of the second conductor located nearer to the first semiconductor device die has a lower tensile strength than a second region of the second conductor located nearer to the second semiconductor device die, and the second conductor is parallel to the first conductor; and

- a third conductor that electrically couples the first conductor to the second conductor at the ends of the first and second conductors within the seal ring region of the second semiconductor device die.

3. The semiconductor wafer of Claim 2, wherein a distance between the first conductor and the second conductor is about 2 μm .

4. The semiconductor wafer of Claim 2 or 3, wherein the first and second conductors are within a same metal layer of one or more metal layers implemented on the semiconductor wafer.

5. The semiconductor wafer of Claim 2 or 3, wherein the first and second conductors are within different metal layers of one or more metal layers implemented on the semiconductor wafer, and the second conductor is located above the first conductor.

6. The semiconductor wafer of any preceding Claim, wherein the first conductor is formed such that the first region of the first conductor has a lower tensile strength than the second region of the first conductor by virtue of the first conductor having a narrower width in the first region than the second region.

7. The semiconductor wafer of Claim 6, wherein the first conductor comprises a third region between the first and second regions, the third region has a width of approximately 0.3 μm , and the first region has a width of 85% or less than that of the third region.

8. The semiconductor wafer of Claim 7, wherein the second region has a width of greater than 0.3 μm .

9. The semiconductor wafer of any preceding Claim, wherein the first conductor is formed such that the first region of the first conductor has a lower tensile strength than the second region of the first conductor by virtue of the second region of the first conductor comprising an approximate shape of an isosceles triangle,

a base of the isosceles triangle is the end of the first conductor nearer to the second semiconductor device die,
the base of the isosceles triangle is approximately three times a width of the first conductor in the first region, and
a tip of the isosceles triangle is subsumed within the first conductor toward the first region.

10. A method of providing a saw bow to a semiconductor device die on a wafer, the method comprising:

- forming integrated circuitry within one or more metal layers on a wafer, wherein the integrated circuitry is arranged in a grid pattern of a plurality of device die regions including a first semiconductor device die region and a second semiconductor device die region, and the first semiconductor device die region is separated from the second semiconductor device die region by a dicing lane; and
- forming a first conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the first conductor is coupled to a metal layer of the one or more metal layers, the first conductor ends within a seal ring region of the second semiconductor device die region, the first conductor comprises a first region located nearer to the first semiconductor device die region and a second region located nearer to the second semiconductor device die region, and the first conductor comprises a lower tensile strength in the first region than the second region.

11. The method of Claim 10 further comprising:

- forming a second conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the second conductor is coupled to the metal layer, the second conductor ends within the seal ring of the second semiconductor device die region, the second conductor comprises a first region located nearer to the first semiconductor device die region and a second region located nearer to the second semiconductor device die region; the second conductor comprises a lower tensile strength in the first region than the second region; and
- forming a third conductor to electrically couple the first conductor to the second conductor at the ends of the first and second conductors in

the seal ring of the second semiconductor device die region.

12. The method of Claim 10 or 11, wherein the first semiconductor device die region comprises another metal layer of the one or more metal layers, the method further comprising:

- forming a second conductor extending from a side of the first semiconductor device die region into the dicing lane and toward the second semiconductor device die region, wherein the second conductor is coupled to the other metal layer, the second conductor ends in or near the seal ring of the second semiconductor device die region, the second conductor comprises a first region located nearer to the first semiconductor device die and a second region located nearer to the second semiconductor device die, the second conductor comprises a lower tensile strength in the first region than the second region;
- the second conductor is above the first conductor and approximately parallel to the first conductor and about the length of the first conductor; and
- forming a third conductor to electrically couple the first conductor to the second conductor in the seal ring of the second semiconductor device die region.

13. The method of Claim 12, wherein the third conductor is a metal-filled via.

14. The method of any one of Claims 10 to 13, wherein said forming the first conductor such that the first conductor comprises a lower tensile strength in the first region than the second region further comprises:

- forming the first conductor to have a narrower width in the first region than in the second region.

15. The method of any one of Claims 10 to 14, further comprising:

- etching wafer material from the dicing lane to perform plasma dicing of the first semiconductor device die from the second semiconductor device die region; and
- subjecting the first conductor to a tensile force after said etching, wherein the tensile force is sufficient to break the first conductor in the first region.




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B



EUROPEAN SEARCH REPORT

 Application Number
 EP 20 17 9474

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
A	WO 2006/013508 A2 (KONINKL PHILIPS ELECTRONICS NV [NL]; SCHEUCHER HEIMO [AT]) 9 February 2006 (2006-02-09) * page 8, line 26 - page 10, line 14; figures 3, 5 *	1-15	INV. H01L21/66
A	WO 02/09153 A2 (KONINKL PHILIPS ELECTRONICS NV [NL]) 31 January 2002 (2002-01-31) * the whole document *	1-15	
A	DE 42 00 586 A1 (PHILIPS PATENTVERWALTUNG [DE]) 15 July 1993 (1993-07-15) * column 3, line 57 - column 5, line 8; figures 1, 2 *	1-15	
A	US 2010/320612 A1 (UCHIDA SHINICHI [JP] ET AL) 23 December 2010 (2010-12-23) * paragraphs [0032] - [0076]; figures 1, 3-11 *	1-15	
			TECHNICAL FIELDS SEARCHED (IPC)
			H01L
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of the search 30 September 2020	Examiner Ploner, Guido
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 20 17 9474

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-09-2020

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2006013508 A2	09-02-2006	AT 445231 T	15-10-2009
		CN 101006578 A	25-07-2007
		EP 1774587 A2	18-04-2007
		JP 2008507852 A	13-03-2008
		KR 20070038549 A	10-04-2007
		US 2008001259 A1	03-01-2008
		WO 2006013508 A2	09-02-2006

WO 0209153 A2	31-01-2002	AT 334479 T	15-08-2006
		DE 60121820 T2	08-02-2007
		EP 1360724 A2	12-11-2003
		JP 2004505442 A	19-02-2004
		US 2002016033 A1	07-02-2002
		WO 0209153 A2	31-01-2002

DE 4200586 A1	15-07-1993	NONE	

US 2010320612 A1	23-12-2010	JP 5607317 B2	15-10-2014
		JP 2011003674 A	06-01-2011
		US 2010320612 A1	23-12-2010
		US 2012187573 A1	26-07-2012
