# (11) **EP 3 920 172 A1**

(12)

# **EUROPEAN PATENT APPLICATION**

published in accordance with Art. 153(4) EPC

(43) Date of publication: 08.12.2021 Bulletin 2021/49

(21) Application number: 20759437.5

(22) Date of filing: 18.02.2020

(51) Int Cl.: **G09G 3/3266** (2016.01)

(86) International application number: PCT/CN2020/075721

(87) International publication number:WO 2020/169027 (27.08.2020 Gazette 2020/35)

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated Extension States:

**BA ME** 

**Designated Validation States:** 

KH MA MD TN

(30) Priority: 23.02.2019 PCT/CN2019/075981 06.09.2019 CN 201910844205

(71) Applicant: HUAWEI TECHNOLOGIES CO., LTD. Shenzhen, Guangdong 518129 (CN)

(72) Inventors:

- WAI, Dustin Yuk Lun Shenzhen, Guangdong 518129 (CN)
- LIU, Chun Yen Shenzhen, Guangdong 518129 (CN)
- (74) Representative: Gill Jennings & Every LLP
  The Broadgate Tower
  20 Primrose Street
  London EC2A 2ES (GB)

# (54) DISPLAY DRIVE CIRCUIT, DISPLAY MODULE, DRIVE METHOD FOR DISPLAY SCREEN, AND ELECTRONIC DEVICE

(57) This application provides a display driver circuit, a display module, a method for driving a display, and an electronic device, which can improve display performance of a display. The electronic device includes: a display, including a first display area and a second display area; a main controller, configured to send a first clock signal separately to a first display driver circuit and a second display driver circuit; the first display driver circuit, configured to receive the first clock signal, where the first

display driver circuit is further configured to output a first GOA clock signal to the display, where the first GOA clock signal is generated based on the first clock signal; and the second display driver circuit, configured to receive the first clock signal, where the second display driver circuit is further configured to output a second GOA clock signal to the display, where the second GOA clock signal is generated based on the first clock signal.




FIG. 9

## Description

[0001] This application claims priority to International Application No. PCT/CN2019/075981, filed with the China National Intellectual Property Administration on February 23, 2019 and entitled "GATE IN PANEL SYNCHRONIZATION IN CASCADE DRIVING SYSTEM", and also claims priority to Chinese Patent Application No. 201910844205.0, filed with the China National Intellectual Property Administration on September 6, 2019 and entitled "DISPLAY DRIVER CIRCUIT, DISPLAY MODULE, METHOD FOR DRIVING DISPLAY, AND ELECTRONIC DEVICE", which are incorporated herein by reference in their entireties.

1

#### **TECHNICAL FIELD**

**[0002]** This application relates to the field of terminal technologies, and in particular, to a display driver circuit, a display module, a method for driving a display, and an electronic device.

### **BACKGROUND**

[0003] With rapid development of electronic technologies, electronic devices such as intelligent terminals and tablets have greatly changed the way people live and work. To meet various requirements of users for entertainment, office, video watching, web page browsing, or the like, an area of a display of an electronic device is designed to be increasingly large, which raises a higher performance requirement on a display driver circuit. Therefore, a capability of a single display driver circuit may be insufficient to drive a display panel. In this case, a display may be driven by using a plurality of display driver circuits, and such a driving structure may be referred to as a multi-display driver circuit system. In the multi-display driver circuit system, clock signals need to be synchronized between the plurality of display driver circuits to ensure that the display outputs normal video images.

[0004] In a synchronization method in the multi-display driver circuit system, the plurality of display driver circuits may include one main display driver circuit and at least one auxiliary display driver circuit. The main display driver circuit sends its internally generated clock signal to the auxiliary display driver circuit, and the auxiliary display driver circuit performs time synchronization based on the received clock signal, so as to implement synchronization between the plurality of display driver circuits. However, this synchronization manner is used only to synchronize a vertical synchronization (vertical synchronization, V-Sync) signal and a horizontal synchronization (horizontal synchronization, H-Sync) signal between the plurality of display driver circuits. The vertical synchronization signal is used to perform frame-to-frame synchronization for image scanning, and the horizontal synchronization signal is used to perform row-to-row synchronization for image scanning. A clock signal located in a row for scanning each row of pixels is generated based on an internal clock signal of each display driver circuit, and no clock synchronization is performed. An error exists between internal clock frequencies of different display driver circuits. Therefore, display performance of the display is affected.

## **SUMMARY**

**[0005]** This application provides a display driver circuit, a display module, a method for driving a display, and an electronic device, which can improve display performance of a display.

[0006] According to a first aspect, an electronic device is provided, including: a display, including a first display area and a second display area; a main controller, including a first clock output end, where the first clock output end is configured to send a first clock signal separately to a first display driver circuit and a second display driver circuit; the first display driver circuit, including a first clock receive end, where the first clock receive end is configured to receive the first clock signal, where the first display driver circuit further includes a first gate driver on array GOA clock signal output end, the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, where the first GOA clock signal is generated based on the first clock signal; and the second display driver circuit, including a second clock receive end, where the second clock receive end is configured to receive the first clock signal, where the second display driver circuit further includes a second GOA clock signal output end, the second GOA clock signal output end is configured to output a second GOA clock signal to the display, and the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, where the second GOA clock signal is generated based on the first clock signal.

**[0007]** In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate a GOA clock signal based on the first clock signal. In this way, all the GOA clock signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the GOA clock signals of the different display driver circuits, thereby improving display performance of the display.

**[0008]** With reference to the first aspect, in a possible implementation, the first display driver circuit further includes a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, where the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and the

second display driver circuit further includes a second vertical synchronization signal output end, configured to output a second vertical synchronization signal to the display, where the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

[0009] In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate a vertical synchronization signal based on the first clock signal. In this way, the vertical synchronization signals output by the plurality of display driver circuits to the display are generated based on a same signal. This can reduce a frequency error between the vertical synchronization signals of the different display driver circuits, and reduce a timing error between the vertical synchronization signal and the GOA clock signal, thereby improving display performance of the display.

[0010] With reference to the first aspect, in a possible implementation, the first display driver circuit further includes a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, where the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and the second display driver circuit further includes a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, where the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchronization on the second display area.

[0011] In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate a horizontal synchronization signal based on the first clock signal. In this way, the horizontal synchronization signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the horizontal synchronization signals of the different display driver circuits, and reduce timing error between the horizontal synchronization signal and the GOA clock signal, thereby improving display performance of the display.

[0012] With reference to the first aspect, in a possible implementation, the first display driver circuit further includes a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, where the first EM

signal is generated based on the first clock signal; and/or the second display driver circuit further includes a second EM signal output end, configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, where the second EM signal is generated based on the first clock signal.

**[0013]** In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate an EM signal based on the first clock signal. In this way, the EM signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the EM signals of the different display driver circuits, and reduce a timing error between the EM signal and the GOA clock signal, thereby improving display performance of the display.

[0014] With reference to the first aspect, in a possible implementation, the first display driver circuit includes a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.

[0015] In this embodiment of this application, the display driver circuit uses the first clock signal sent by the main controller as the reference clock of the analog circuit in the display driver circuit, and uses the internally gen-

as timing closure and electromagnetic interference.

[0016] With reference to the first aspect, in a possible implementation, a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.

erated third clock signal as the reference clock of the

digital circuit in the display driver circuit. This can reduce

a frequency error between the clock signals of the plu-

rality of display driver circuits, and reduce problems such

**[0017]** According to a second aspect, a display driver circuit is provided, where the display driver circuit includes: a first clock receive end, configured to receive a first clock signal sent by a main controller; and a first gate driver on array GOA clock signal output end, where the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the display to be enabled or disabled, where the first GOA clock signal is generated based on the first clock signal.

**[0018]** It should be understood that, the display driver circuit in the second aspect and the electronic device in the first aspect are based on a same inventive concept. Therefore, for beneficial technical effects that can be achieved by the technical solution in the second aspect, refer to the description of the first aspect. Details are not

40

45

described again.

**[0019]** With reference to the second aspect, in a possible implementation, the display driver circuit further includes a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, where the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the display.

**[0020]** With reference to the second aspect, in a possible implementation, the display driver circuit further includes a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, where the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the display.

**[0021]** With reference to the second aspect, in a possible implementation, the first display driver circuit further includes a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the display to emit light or not to emit light, where the first EM signal is generated based on the first clock signal.

**[0022]** With reference to the second aspect, in a possible implementation, the display driver circuit includes a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.

**[0023]** With reference to the second aspect, in a possible implementation, a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.

[0024] According to a third aspect, a method for driving a display is provided, where the display includes a first display area and a second display area; and the method includes: a main controller sends a first clock signal separately to a first display driver circuit and a second display driver circuit; the first display driver circuit outputs a first gate driver on array GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, where the first GOA clock signal is generated based on the first clock signal; and the second display driver circuit outputs a second GOA clock signal to the display, where the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, and the second GOA clock signal is generated based on the first clock signal.

**[0025]** It should be understood that, the method for driving a display in the third aspect and the electronic device in the first aspect are based on a same inventive

concept. Therefore, for beneficial technical effects that can be achieved by the technical solution in the third aspect, refer to the description of the first aspect. Details are not described again.

**[0026]** With reference to the third aspect, in a possible implementation, the method further includes: the first display driver circuit outputs a first vertical synchronization signal to the display, where the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and

the second display driver circuit outputs a second vertical synchronization signal to the display, where the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

[0027] With reference to the third aspect, in a possible implementation, the first display driver circuit further includes a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, where the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and the second display driver circuit further includes a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, where the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchronization on the second display area.

**[0028]** With reference to the third aspect, in a possible implementation, the first display driver circuit further includes a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, where the first EM signal is generated based on the first clock signal; and the second display driver circuit further includes a second EM signal output end, configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, where the second EM signal is generated based on the first clock signal.

**[0029]** With reference to the third aspect, in a possible implementation, the first display driver circuit includes a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit

40

45

in the video processing module is the first clock signal. **[0030]** With reference to the third aspect, in a possible implementation, a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.

[0031] According to a fourth aspect, a display module is provided, including: a display, including a first display area and a second display area; a first display driver circuit, including a first clock receive end, where the first clock receive end is configured to receive a first clock signal sent by a main controller, where the first display driver circuit further includes a first gate driver on array GOA clock signal output end, the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, where the first GOA clock signal is generated based on the first clock signal; and a second display driver circuit, including a second clock receive end, where the second clock receive end is configured to receive the first clock signal, where the second display driver circuit further includes a second GOA clock signal output end, the second GOA clock signal output end is configured to output a second GOA clock signal to the display, and the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, where the second GOA clock signal is generated based on the first clock signal.

**[0032]** It should be understood that, the display module in the fourth aspect and the electronic device in the first aspect are based on a same inventive concept. Therefore, for beneficial technical effects that can be achieved by the technical solution in the fourth aspect, refer to the description of the first aspect. Details are not described again.

[0033] With reference to the fourth aspect, in a possible implementation, the first display driver circuit further includes a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, where the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and the second display driver circuit further includes a second vertical synchronization signal output end, configured to output a second vertical synchronization signal to the display, where the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

**[0034]** With reference to the fourth aspect, in a possible implementation, the first display driver circuit further includes a first horizontal synchronization signal output end, configured to output a first horizontal synchroniza-

tion signal to the display, where the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and the second display driver circuit further includes a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, where the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchronization on the second display area.

[0035] With reference to the fourth aspect, in a possible implementation, the first display driver circuit further includes a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, where the first EM signal is generated based on the first clock signal; and the second display driver circuit further includes a second EM signal output end, the second EM signal output end is configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, where the second EM signal is generated based on the first clock signal.

**[0036]** With reference to fourth aspect, in a possible implementation, the first display driver circuit includes a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.

**[0037]** With reference to the fourth aspect, in a possible implementation, a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.

**[0038]** According to a fifth aspect, this application provides a circuit system, including a processor. The processor is configured to read and execute a computer program stored in a memory, to perform the method in the third aspect or any possible implementation of the third aspect, or perform the method in the fourth aspect or any possible implementation of the fourth aspect.

**[0039]** Optionally, the circuit further includes the memory, and the memory and the processor are connected to the memory by using a circuit or a wire.

**[0040]** Further, optionally, the circuit system further includes a communications interface.

**[0041]** According to a sixth aspect, this application provides a computer readable storage medium, where the computer readable storage medium stores computer instructions. When the computer instructions are run on a computer, the computer is enabled to perform the method

in the third aspect or any possible implementation of the third aspect.

**[0042]** According to a seventh aspect, this application provides a computer program product, where the computer program product includes computer program code. When the computer program code is run on a computer, the computer is enabled to perform the method in the third aspect or any possible implementation of the third aspect.

### **BRIEF DESCRIPTION OF DRAWINGS**

### [0043]

FIG. 1 is a schematic structural diagram of an electronic device according to an embodiment of this application;

FIG. 2 is a schematic flowchart of processing video data by a multi-display driver circuit system according to an embodiment of this application;

FIG. 3 is a schematic circuit diagram of a pixel circuit according to an embodiment of this application;

FIG. 4 is a schematic circuit diagram of a reset phase of a pixel circuit according to an embodiment of this application;

FIG. 5 is a schematic circuit diagram of a write phase of a data voltage Vdata of a pixel circuit according to an embodiment of this application;

FIG. 6 is a schematic circuit diagram of an emission phase of a pixel circuit according to an embodiment of this application;

FIG. 7 is a schematic structural diagram of a gate driver on array (gate driver on array, GOA) according to an embodiment of this application;

FIG. 8 is a schematic diagram of a time sequence of a GOA according to an embodiment of this application:

FIG. 9 is a schematic structural diagram of an electronic device according to an embodiment of this application;

FIG. 10 is a schematic structural diagram of an electronic device according to another embodiment of this application;

FIG. 11 is a schematic structural diagram of a display driver circuit according to an embodiment of this application;

FIG. 12 is a schematic structural diagram of a digital circuit of a video processing module in a display driver circuit according to an embodiment of this application:

FIG. 13 is a schematic structural diagram of an analog circuit of a video processing module in a display driver circuit according to an embodiment of this application; and

FIG. 14 is a schematic structural diagram of a video processing module according to an embodiment of this application.

#### **DESCRIPTION OF EMBODIMENTS**

**[0044]** The following describes the technical solution of this application with reference to the accompanying drawings.

**[0045]** Embodiments of this application provide a display driver circuit, a method for driving a multi-display driver circuit system, and an electronic device, which can improve display performance of a display. The display driver circuit may be disposed in the electronic device.

**[0046]** The electronic device in the embodiments of this application may include any electronic device including a display, such as user equipment, a mobile terminal, a mobile phone, or a tablet computer (pad). The embodiments of this application set no limitation thereto.

[0047] The electronic device in the embodiments of this application includes a multi-display driver system, and the multi-display driver system includes a plurality of display driver circuits. In the embodiments of this application, an example in which the multi-display driver system includes two display driver circuits is used for description. A person skilled in the art can understand that this application may also be applied to a multi-display driver circuit system including more than two display driver circuits.

**[0048]** FIG. 1 is a schematic structural diagram of an electronic device according to an embodiment of this application. The electronic device 100 is a multi-display driver circuit system. As shown in FIG. 1, the electronic device 100 includes a main controller 110, a first display driver circuit 120, a second display driver circuit 130, and a display 140. For ease of description, the following describes definitions of terms in FIG. 1.

**[0049]** The main controller 110 is configured to output to-be-processed video data, a clock synchronization signal, signaling, and the like to the display driver circuits (120, 130). The main controller may include but is not limited to various types of processors such as a system on chip (system on chip, SOC), an application processor (application processor, AP), or a general-purpose processor.

[0050] The display driver circuits (120, 130) are configured to receive the video data sent from the main controller 110, and obtain a video source signal after performing digital processing and analog processing on the video data. The video source signal is output to the display 130, so as to drive the display 130 to display an image. In addition, the display driver circuit 120 may further perform emission (emission, EM) control management, gate driver on array (gate driver on array, GOA) control management, and supply voltage management on the display 130, and output an emission (emission, EM) signal, an emission layer VDD (emission layer VDD, ELVDD) signal, an emission layer VSS (emission layer VSS, ELVSS) signal, a GOA clock signal, and the like to the display. In the embodiments of this application, the video source signal may also be referred to as a source signal.

[0051] Optionally, the plurality of display driver circuits

may be connected to each other by using an interface, so as to perform clock synchronization or interaction. In some examples, a display driver circuit may also be referred to as a display driver integrated circuit (display driver integrated circuit, DDIC).

[0052] The display 140 is configured to receive the video source signal separately from the display driver circuit 120 and the display driver circuit 130, and display an image. The display may include a folded display, or may include a non-folded display. The display 140 may be implemented by using a flexible display or a rigid display. The flexible display may include, for example, a structure such as an organic light-emitting diode (organic light-emitting diode, OLED) display. The embodiments of this application set no limitation thereto.

[0053] FIG. 2 is a schematic flowchart of processing video data by a multi-display driver circuit system according to an embodiment of this application. As shown in FIG. 2, the display 140 may be divided into a first display area 11 and a second display area 12. The first display area 11 corresponds to the first display driver circuit 120, and the second display area 12 corresponds to the second display driver circuit 130. The different display driver circuits (120, 130) are configured to drive different display areas. Optionally, an interface may exist between the first display driver circuit 120 and the second display driver circuit 130, and clock synchronization or signaling interaction may be performed by using the interface.

**[0054]** The main controller 110 may divide the video data into a plurality of pieces of sub-video data based on the plurality of display areas, and send the sub-video data to the different display driver circuits respectively. After each of the plurality of display driver circuits processes the corresponding sub-video data, a plurality of sub-video source signals are obtained. The plurality of display driver circuits may respectively send the plurality of sub-video source signals to the display, so as to drive the different display areas of the display to display an image.

**[0055]** For ease of understanding the solutions of this application, the following describes structures and working principles of a pixel circuit and a GOA in the display in the embodiments of this application with reference to the accompanying drawings. It should be noted that the following description is merely used as an example of the pixel circuit, but is not intended to limit the protection scope of this application. Solutions or variations thereof obtained by a person skilled in the art based on the solutions of this application without creative efforts also fall within the protection scope of this application.

**[0056]** The pixel circuit is a minimum circuit unit in the display. One pixel circuit is equivalent to one sub pixel (or referred to as a sub-pixel) in the display, and the display includes a plurality of rows of sub pixels. Based on a structure of the pixel circuit, the sub pixels in the display are scanned row by row and emit light row by row. Therefore, when one frame of image is to be displayed, sub pixels in the first row emit light and need to keep emitting

light until sub pixels in the last row emit light, so that the frame of image can be displayed. The GOA is configured to control a GOA of each row in the display to be enabled or disabled, so as to control input of a gating signal to each row of pixel circuits.

[0057] FIG. 3 is a schematic circuit diagram of a pixel circuit according to an embodiment of this application. As shown in FIG. 3, a pixel circuit 50 may include a capacitor Cst, a light-emitting device L, and a plurality of transistors (M1, M2, M3, M4, M5, M6, and M7). For ease of description, the transistor M1 is referred to as a first reset transistor, the transistor M7 is referred to as a second reset transistor, the transistor M4 is referred to as a driving transistor, the transistor M6 is referred to as a first emission control transistor, and the transistor M5 is referred to as a second emission control transistor. It should be noted that, this is merely an example of the pixel circuit, and the pixel circuit may alternatively use another design, for example, a 2T1C circuit including only two transistors and one capacitor, a 4T1C circuit including four transistors and one capacitor, and a 5T2C circuit including five transistors and two capacitors. In all of these pixel circuit designs, conduction and cutoff of a transistor connected in series to a light-emitting device may be controlled by using an EM signal, so as to control emission of the lightemitting device. This embodiment of this application sets no limitation thereto.

**[0058]** It should be noted that, the light-emitting device L may be an organic light-emitting diode (organic light emitting diode, OLED). In this case, the display is an OLED display. Alternatively, the light-emitting device L may be a micro light-emitting diode (mirco light emitting diode, mirco LED). In this case, the display is a mirco LED display. For ease of description, the following provides a description by using an example in which the light-emitting device L is an OLED.

**[0059]** Based on a structure of the pixel circuit 50 shown in FIG. 3, a working process of the pixel circuit 50 includes three phases respectively shown in FIG. 4 to FIG. 6: a first phase ①, a second phase ②, and a third phase ③. In FIG. 4, FIG. 5, and FIG. 6, for ease of description, a transistor that is cut off is marked by a " $\times$ " sign for differentiation.

[0060] In the first phase ①, the first reset transistor M1 and the second reset transistor M7 are conducted under control of a gating signal GN-1, as shown in FIG. 4. An initial voltage Vint is transmitted to a gate of the driving transistor M4 through the first reset transistor M1, so as to reset the gate of the driving transistor M4. In addition, the initial voltage Vint is transmitted to an anode (anode, a) of the OLED through the second reset transistor M7, so as to reset the anode a of the OLED. In this case, a voltage Va of the anode a of the OLED and a voltage Vg4 of the gate g of the driving transistor M4 are Vint.

**[0061]** In this way, the voltages of the gate g of the driving transistor M4 and the anode a of the OLED may be reset to the initial voltage Vint in the first phase ①, thereby preventing residual voltages of a previous image

frame that remain at the gate g of the driving transistor M4 and the anode a of the OLED from affecting a next image frame. Therefore, the first phase ① described above may be referred to as a reset phase.

[0062] In the second phase ②, the transistor M2 and the transistor M3 are conducted under control of a gating signal GN, as shown in FIG. 5. When the transistor M3 is conducted, the gate g of the driving transistor M4 is coupled to a drain (drain, d for short) of the driving transistor M4, and the driving transistor M4 is in a diodeconducted state. At this point, a data voltage Vdata is written to a source s of the driving transistor M4 through the conducted transistor M2. Therefore, the second phase ② may be referred to as a data voltage Vdata writing phase of the pixel circuit.

[0063] In the third phase ③, the second emission control transistor M5 and the first emission control transistor M6 are conducted under control of an emission control signal EM, and a current path between a high supply voltage ELVDD and a low supply voltage ELVSS is conducted. A driving current I generated by the driving transistor M4 is transmitted to the OLED through the current path, so as to drive the OLED to emit light.

**[0064]** Because the OLED emits light in the third phase ③, the third phase ③ may be referred to as an emission phase. It can be learned from the description of the third phase ③ that, the EM signal can control the pixel circuit to stay in an emission state or a non-emission state.

[0065] The following describes a working principle of a GOA circuit in the embodiments of this application with reference to FIG. 7 and FIG. 8. FIG. 7 is a schematic structural diagram of a GOA according to an embodiment of this application. FIG. 8 is a schematic diagram of a time sequence of a GOA circuit according to an embodiment of this application.

**[0066]** As shown in FIG. 7, the GOA includes a GCK clock input end and a GCB clock input end, which are configured to receive a GCK clock signal and a GCB clock signal, respectively. The GCK clock signal and the GCB clock signal are a pair of clock signals having opposite phases. A GOA management module in the display driver circuit may input the GCK clock signal and the GCB clock signal to the display. The GOA further includes a GN-1 signal input end, configured to receive a gating signal of a pixel circuit in a previous row of the display. The GOA further includes a GN signal output end, configured to output a gating signal of a pixel circuit in a current row corresponding to the GOA.

[0067] A G1 signal, a G2 signal, ..., a GN-1 signal, and a GN signal in FIG. 8 respectively represent gating signals of pixel circuits in the first row to the N<sup>th</sup> row in the display. That is, the GN signal and the GN-1 signal are equivalent to the gating signals GN and GN-1 in FIG. 3 to FIG. 6. An STV signal represents a start signal. Under control of the GCK clock signal and the GCB clock signal, the STV signal starts the first row, and then the gating signals G1 and G2 sequentially control each row of pixel circuit to start refreshing. The GCK-controlled gating sig-

nals sequentially refresh each row of pixel circuit until all display areas in the display are scanned.

[0068] To enable the plurality of display areas in the display to display an image synchronously, clock synchronization is required between the plurality of display driver circuits in the multi-display driver system. In a clock synchronization solution, the plurality of display driver circuits may be divided into one main display driver circuit and at least one auxiliary display driver circuit. The main display driver circuit outputs a clock synchronization signal to the auxiliary display driver circuit, and the auxiliary display driver circuit performs clock synchronization on an internal circuit of the auxiliary display driver circuit based on the clock synchronization signal received from the main display driver circuit. For example, the clock synchronization signal may include a vertical synchronization (vertical synchronization, V-Sync) signal and a horizontal synchronization (horizontal synchronization, H-Sync) signal. The vertical synchronization signal is used to perform frame-to-frame synchronization for image scanning and the horizontal synchronization signal is used to perform row-to-row synchronization for image scanning. However, a clock signal located in a row for scanning each row of pixels is generated by an internal reference clock of each display driver circuit, and there is a frequency error between the internal clocks of the different display driver circuits. Therefore, display performance of the display is affected. For example, internal clocks of different display driver circuits may not have exactly identical frequencies due to differences in operating environments (for example, a temperature and humidity) and devices.

[0069] In the prior art, a gate driver on array (gate driver on array, GOA) clock signal is generated based on an internal reference clock signal of a display driver circuit. Therefore, there is a frequency error between GOA clock signals of different display driver circuits. The GOA clock signal is used to control the GOA of the display to be enabled or disabled. A GOA clock signal and a horizontal synchronization signal of the auxiliary display driver circuit are generated based on different reference clock signals. A GOA enabling time of a display area driven by the auxiliary display driver circuit is reduced in a row scanning time interval. As a result, a charging time of a pixel circuit in a row is insufficient, and performance of the display is affected. As an example, the GOA clock signal may include the GCK signal and the GCB signal in the example in FIG. 7 or FIG. 8.

**[0070]** To resolve the foregoing problem, embodiments of this application provide a solution for driving a multi-display driver system. In this solution, each of a plurality of display driver circuits receives a first clock signal sent by a main controller, and generates a GOA clock signal based on the first clock signal. Because all the GOA clock signals output by the plurality of display driver circuits are generated based on the first clock signal, a frequency error between the GOA clock signals output by the plurality of display driver circuits is reduced,

and effective clock synchronization can be performed on the GOA clock signals of the plurality of display driver circuits, thereby improving display performance of the display.

**[0071]** FIG. 9 is a schematic diagram of an electronic device according to an embodiment of this application. As shown in FIG. 9, the electronic device includes a main controller 110, a display driver circuit 120, a display driver circuit 130, and a display 140. Functions of the foregoing modules are described below.

**[0072]** The display 140 includes a first display area 11 and a second display area 12.

**[0073]** The main controller 110 includes a first clock output end. The first clock output end is configured to send a first clock signal separately to the first display driver circuit and the second display driver circuit.

**[0074]** As an example, the first clock output end may be an MIPI TX interface of the main controller. The interface may output relatively high clock frequencies that are highly stable, such as frequencies from tens to hundreds of megahertz.

[0075] The first display driver circuit 120 includes a first clock receive end, and the first clock receive end is configured to receive the first clock signal. The first display driver circuit 120 further includes a first gate driver on array GOA clock signal output end, the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, where the first GOA clock signal is generated based on the first clock signal.

[0076] The second display driver circuit 130 includes a second clock receive end, and the second clock receive end is configured to receive the first clock signal. The second display driver circuit 130 further includes a second GOA clock signal output end, the second GOA clock signal output end is configured to output a second GOA clock signal to the display, and the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, where the second GOA clock signal is generated based on the first clock signal. [0077] In an example of FIG. 7 or FIG. 8, the first GOA clock signal may be a GCK signal corresponding to the first display area, and the second GOA clock signal may be a GCK signal corresponding to the second display area. Alternatively, the first GOA clock signal may be a GCB signal corresponding to the first display area, and the second GOA clock signal may be a clock signal GCB signal corresponding to the second display area. The GCK signal and the GCB signal are a pair of clock signals having opposite phases.

**[0078]** Optionally, the first GOA clock signal and the second GOA clock signal may be signals having a same phase.

**[0079]** That the first GOA clock signal is generated based on the first clock signal may mean that the first GOA clock signal uses the first clock signal as a reference clock signal. In an example, frequency division process-

ing or frequency multiplication processing may be performed on the first clock signal to obtain a second clock signal, and the first GOA clock signal may be generated based on the second clock signal. A case of the second GOA clock signal or another clock signal is similar. For brevity, details are not described herein again.

**[0080]** In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate a GOA clock signal based on the first clock signal. In this way, all the GOA clock signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the GOA clock signals of the different display driver circuits, thereby improving display performance of the display.

[0081] As shown in FIG. 10, in an example, the first display driver circuit 120 includes a first GCK signal output end and a first GCB signal output end, which are configured to output a first GCK signal and a first GCB signal, respectively. The second display driver circuit 130 includes a second GCK signal output end and a second GCB signal output end. Phases of the first GCK signal and the second GCK signal may be the same. Phases of the first GCB signal and the second GCB signal may be the same. The first GCK signal, the second GCK signal, the first GCB signal, and the second GCB signal are all generated based on the first clock signal. In other words, the first GOA clock signal output end in FIG. 9 includes the first GCK signal output end and/or the first GCB output end, and the second GOA clock signal output end in FIG. 9 includes the second GCK signal output end and/or the second GCB signal output end.

**[0082]** Optionally, each of the plurality of display driver circuits may further generate a vertical synchronization signal (namely, a V-sync signal) based on the first clock signal sent by the main controller. The vertical synchronization signal is used to perform frame-to-frame synchronization for image scanning. As an example, duration of each time frame may be 16.67 ms (milliseconds), in other words, a refresh rate of the display is 60 Hz (hertz). In this case, a frequency of V-sync is 60 Hz.

[0083] Still refer to FIG. 10. In an example, the first display driver circuit further includes a first vertical synchronization signal output end (or referred to as a first Vsync signal output end), and the first vertical synchronization signal output end is configured to output a first vertical synchronization signal (or referred to as a first Vsync signal). The first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area. The second display driver circuit further includes a second vertical synchronization signal output terminal (or referred to as a second V-sync signal output end), and the second vertical synchronization signal end is configured to output a second vertical synchronization signal (or referred to as a second V-sync signal). The second vertical synchroni-

25

zation clock signal is generated based on the first clock signal, and the second vertical synchronization signal is used to perform frame synchronization on the second display area. Optionally, the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

[0084] In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate the vertical synchronization signal based on the first clock signal. In this way, the vertical synchronization signals output by the plurality of display driver circuits to the display are generated based on a same signal. This can reduce a frequency error between the vertical synchronization signals of the different display driver circuits, and reduce a timing error between the vertical synchronization signal and the GOA clock signal, thereby improving display performance of the display.

[0085] Optionally, each of the plurality of display driver circuits may further generate a horizontal synchronization signal based on the first clock signal sent by the main controller. The horizontal synchronization signal is used to perform row-to-row synchronization for image scanning. As an example, duration of each time frame may be 16.67 ms (milliseconds), in other words, a refresh rate of the display is 60 hertz. In this case, a frequency of V-sync is 60 Hz. A frequency of the horizontal synchronization signal is the refresh rate multiplied by a quantity of rows. For example, if the display has 2000 rows of pixels, the frequency of H-sync is 120 kHz (kilohertz).

[0086] Still refer to FIG. 10. In an example, the first display driver circuit further includes a first horizontal synchronization signal output end (or referred to as a first Hsync output end), and the first horizontal synchronization signal output end is configured to output a first horizontal synchronization signal (or referred to as a first H-sync signal). The first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area. The second display driver circuit further includes a second horizontal synchronization signal output end (or referred to as a second H-sync output end), and the second horizontal synchronization signal output end is configured to output a second horizontal synchronization signal (or referred to as a second H-sync signal). The second horizontal synchronization signal is generated based on the first clock signal, the second horizontal synchronization signal is used to perform row synchronization on the second display area, and the first horizontal synchronization signal and the second horizontal synchronization signal are signals having a same phase.

**[0087]** In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate the horizontal synchronization signal based on the first clock signal. In this way, the

horizontal synchronization signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the horizontal synchronization signals of the different display driver circuits, and reduce a timing error between the horizontal synchronization signal and the GOA clock signal, thereby improving display performance of the display.

[0088] As an example, a solution in the prior art may also be used for the vertical synchronization signals and the horizontal synchronization signals output by the display driver circuits. That is, the auxiliary display driver circuit generates a vertical synchronization signal and a horizontal synchronization signal based on a clock signal output by the main display driver circuit. In this solution, there are errors between the vertical synchronization signals (or the horizontal synchronization signals) and the GOA clock signals that are received by different display areas of the display. However, because the GOA clock signals received by the different display areas are synchronous, the time errors between the vertical synchronization signals (or the horizontal synchronization signals) and the GOA clock signals are fixed during a time interval of each frame (or each row) and do not accumulate with time. Therefore, impact on the display performance of the display is limited.

[0089] Still refer to FIG. 10. In an example, the first display driver circuit further includes a first EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, where the first EM signal is generated based on the first clock signal; and the second display driver circuit further includes a second EM signal output end, the second EM signal output end is configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, where the second EM signal is generated based on the first clock signal.

**[0090]** In this embodiment of this application, each of the plurality of display driver circuits in the electronic device can receive the first clock signal sent by the main controller, and generate the EM signal based on the first clock signal. In this way, the EM signals output by the plurality of display driver circuits to the display are generated based on a same clock signal. This can reduce a frequency error between the EM signals of the different display driver circuits, and reduce a timing error between the EM signal and the GOA clock signal, thereby improving display performance of the display.

**[0091]** FIG. 11 is a schematic structural diagram of a display driver circuit according to an embodiment of this application. The display driver circuit in FIG. 11 may be applied to the display driver circuit 120 and/or the display driver circuit 130 in FIG. 1, FIG. 2, FIG. 9, or FIG. 10. As shown in FIG. 10, the display driver circuit includes but is not limited to the following modules: a video processing module, a clock processing module, an internal clock

30

40

generation module, a GOA management module, and an EM management module. It should be noted that, the structure in FIG. 11 is merely used as an example rather than a limitation, and the display driver circuit may include more or fewer functional modules than the foregoing modules. For example, the display driver circuit may further include a power management module and the like. Working principles of the modules and connection relationships between the modules may be extended or transformed based on actual application. This embodiment of this application sets no limitation thereto.

**[0092]** The video processing module is configured to receive video data sent by a main controller, and process the video data to generate a video source signal. The video processing module includes a digital circuit portion and an analog circuit portion, and the video data is successively processed by the digital circuit and the analog circuit.

**[0093]** FIG. 12 is a schematic structural diagram of a digital circuit of a video processing module in a display driver circuit according to an embodiment of this application. As shown in FIG. 12, the digital circuit portion may include but is not limited to a frame buffer (frame buffers), a decoder (decoder), and a pixel pipeline (pixel pipeline). The pixel pipeline includes a plurality of digital modules for performing pipeline processing on pixel data, for example, a digital module for adjusting brightness. The video data may be successively processed by the frame buffer, the decoder, and the pixel pipeline.

[0094] A video data stream obtained after processing by the digital circuit portion needs to be further processed by the analog circuit portion before being output to the display. FIG. 13 is a schematic structural diagram of an analog circuit of a video processing module in a display driver circuit according to an embodiment of this application. As shown in FIG. 13, the analog circuit portion includes but is not limited to modules such as a shift register (shifter register), a data latch, a digital-to-analog converter (digital to analog converter, DAC), and a data output buffer. A video data stream obtained after processing by the digital circuit may be sequentially processed by the modules such as the shift register, the data latch, the DAC, and the data output buffer, and then a video source signal is generated.

**[0095]** Still refer to FIG. 11. In an example, the clock processing module receives a first clock signal sent by the main controller, generates a second clock signal based on the first clock signal, outputs the second clock signal to the GOA management module, and uses the second clock signal as a reference clock signal of the GOA management module. The GOA management module generates a GOA clock signal based on the second clock signal, and the GOA clock signal may include the foregoing GCK signal and/or GCB signal.

**[0096]** In an example, the clock processing module may include a clock frequency division circuit. The first clock signal output by the main controller is usually a high-frequency signal. The display driver circuit needs to

perform frequency division processing on the first clock signal to obtain a low-frequency second clock signal, and then use the second clock signal as a reference clock signal inside the display driver circuit.

[0097] Still refer to FIG. 11. In an example, the display driver circuit may further include an EM management module, the EM management module may generate an EM signal based on the second clock signal, and the EM signal is used to control a pixel circuit in a display to emit light or not to emit light.

[0098] In a possible solution, the display driver circuit may use the first clock signal as a primary reference clock signal inside the display driver circuit. For example, the first clock signal may be used as a clock signal of the digital circuit portion and the module circuit portion in the video processing module. However, because all clock signals in the display driver circuit are generated based on a same clock signal, a frequency range of the clock signals inside the display driver circuit is not flexibly adjustable, and therefore problems such as timing closure and electromagnetic interference (electro-magnetic interference, EMI) are brought to the display driver circuit. [0099] To avoid the foregoing problems, in this embodiment of this application, the display driver circuit may use a third clock signal generated by the internal clock generation module as a reference clock signal of the digital circuit portion of the display driver circuit. The first clock signal may be used as a reference clock signal of the analog circuit portion, the EM management module, and/or the GOA management module of the display driver circuit.

**[0100]** Still refer to FIG. 11. In an example, the internal clock generation module is configured to generate a third clock signal, and the third clock signal may be used as a reference clock signal of a digital circuit portion of the video processing module, such as the frame buffer, the decoder, and the digital modules in the pixel pipeline. The third clock signal is a clock signal generated internally in the display driver circuit. In an example, the internal clock generation module includes an oscillator (oscillator, OSC).

**[0101]** Still refer to FIG. 11. In an example, the first clock signal may be used as a reference clock signal of the analog circuit portion of the video processing module. As an example, the clock processing module may perform frequency division processing on the first clock signal to obtain a second clock signal, and the second clock signal may be used as a reference signal of the analog circuit portion in the video processing module. For example, the second clock signal may be used to control the shift register and a module that follows the shift register and that belongs to the analog circuit.

**[0102]** As shown in FIG. 11, because the reference clock signal of the digital circuit and the reference clock for the following analog circuit are decoupled, a first buffer (buffer) may be added between the digital circuit portion and the analog circuit portion to compensate for a timing error that may be generated between different reference

clocks. The first buffer may be configured to compensate for a latency caused by a difference between the reference clock signals of the digital circuit portion and the analog circuit portion. The first buffer receives the second clock signal and the third clock signal, and performs buffer processing on the input video data based on the clock signals to compensate for the timing error. FIG. 14 is a schematic diagram of a video processing module in a display driver circuit according to an embodiment of this application. As shown in FIG. 14, as an example, the buffer may be disposed between the pixel pipeline module of the digital circuit portion and the shift register of the analog circuit portion.

[0103] It should be noted that, in FIG. 11, before the second clock signal is input to each module in the video processing module, frequency division processing, frequency multiplication processing, or other types of processing may be further performed one or more times. This embodiment of this application is described by using the second clock signal as an example. Alternatively, in some examples, the display driver circuit does not need to perform frequency division processing, frequency multiplication processing, or other processing on the first clock signal, but may directly input the first clock signal to each module and use the first clock signal as a reference clock signal. In other words, the clock processing module in FIG. 11 is merely used as an example. Before the first clock signal is input to each module, processing may not be performed, or frequency division processing or frequency multiplication processing may be performed a plurality of times. In FIG. 11, the second clock signal may represent one or more clock signals, that is, the second clock signal input to each module may be a same signal with a same frequency, or may be a plurality of signals with different frequencies. The second clock signal is merely used as an example for description of a clock signal generated based on the first clock signal. Similarly, the third clock signal is merely used as an example illustration of a clock signal generated based on an internal clock signal of the display driver circuit.

**[0104]** A person of ordinary skill in the art may be aware that, in combination with the examples described in the embodiments disclosed in this specification, units and algorithm steps may be implemented by electronic hardware or a combination of computer software and electronic hardware. Whether the functions are performed by hardware or software depends on particular applications and design constraint conditions of the technical solution. A person skilled in the art may use different methods to implement the described functions for each particular application, but it should not be considered that the implementation goes beyond the scope of this application.

**[0105]** It may be clearly understood by a person skilled in the art that, for the purpose of convenient and brief description, for a detailed working process of the foregoing system, apparatus, and unit, refer to a corresponding process in the foregoing method embodiments, and details are not described herein again.

[0106] In the several embodiments provided in this application, it should be understood that the disclosed system, apparatus, and method may be implemented in other manners. For example, the described apparatus embodiments are merely examples. For example, the unit division is merely logical function division and may be other division in actual implementation. For example, a plurality of units or components may be combined or integrated into another system, or some features may be ignored or not performed. In addition, the displayed or discussed mutual couplings or direct couplings or communication connections may be implemented by using some interfaces. The indirect couplings or communication connections between the apparatuses or units may be implemented in electronic, mechanical, or other forms. [0107] The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one position, or may be distributed on a plurality of network units. Some or all of the units may be selected based on actual requirements to achieve the objectives of the solutions of the embodiments.

**[0108]** In addition, functional units in the embodiments of this application may be integrated into one processing unit, or each of the units may exist alone physically, or two or more units are integrated into one unit.

[0109] When the functions are implemented in the form of a software functional unit and sold or used as an independent product, the functions may be stored in a computer-readable storage medium. Based on such an understanding, the technical solution of this application essentially, or the part contributing to the prior art, or part of the technical solution may be implemented in a form of a software product. The software product is stored in a storage medium, and includes several instructions for instructing a computer device (which may be a personal computer, a server, or a network device) to perform all or some of the steps of the methods described in the embodiments of this application. The foregoing storage medium includes: any medium that can store program code, such as a USB flash drive, a removable hard disk, a read-only memory (read-only memory, ROM), a random access memory (random access memory, RAM), a magnetic disk, or an optical disc.

**[0110]** The foregoing descriptions are merely specific implementations of this application, but are not intended to limit the protection scope of this application. Any variation or replacement readily figured out by a person skilled in the art within the technical scope disclosed in this application shall fall within the protection scope of this application. Therefore, the protection scope of this application shall be subject to the protection scope of the claims.

### Claims

1. An electronic device, comprising:

20

25

30

35

40

45

50

a display, comprising a first display area and a second display area;

a main controller, comprising a first clock output end, wherein the first clock output end is configured to send a first clock signal separately to a first display driver circuit and a second display driver circuit;

the first display driver circuit, comprising a first clock receive end, wherein the first clock receive end is configured to receive the first clock signal; wherein

the first display driver circuit further comprises a first gate driver on array GOA clock signal output end, the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, wherein the first GOA clock signal is generated based on the first clock signal; and

the second display driver circuit, comprising a second clock receive end, wherein the second clock receive end is configured to receive the first clock signal; wherein

the second display driver circuit further comprises a second GOA clock signal output end, the second GOA clock signal output end is configured to output a second GOA clock signal to the display, and the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, wherein the second GOA clock signal is generated based on the first clock signal.

**2.** The electronic device according to claim 1, wherein the first display driver circuit further comprises a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, wherein the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and

the second display driver circuit further comprises a second vertical synchronization signal output end, configured to output a second vertical synchronization signal to the display, wherein the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

**3.** The electronic device according to claim 1 or 2, wherein the first display driver circuit further comprises a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, wherein the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and

the second display driver circuit further comprises a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, wherein the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchronization on the second display area.

- 15 The electronic device according to any one of claims 1 to 3, wherein the first display driver circuit further comprises a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, wherein the first EM signal is generated based on the first clock signal; and
  - the second display driver circuit further comprises a second EM signal output end, configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, wherein the second EM signal is generated based on the first clock signal.
  - 5. The electronic device according to any one of claims 1 to 4, wherein the first display driver circuit comprises a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.
  - The electronic device according to claim 5, wherein a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.
  - 7. A display driver circuit, comprising:

a first clock receive end, configured to receive a first clock signal sent by the main controller;

a first gate driver on array GOA clock signal output end, wherein the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the display to

30

35

40

45

50

55

be enabled or disabled, wherein the first GOA clock signal is generated based on the first clock signal.

- 8. The display driver circuit according to claim 7, wherein the display driver circuit further comprises a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, wherein the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the display.
- 9. The display driver circuit according to claim 7 or 8, wherein the display driver circuit further comprises a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, wherein the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the display.
- 10. The display driver circuit according to any one of claims 7 to 9, wherein the first display driver circuit further comprises a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the display to emit light or not to emit light, wherein the first EM signal is generated based on the first clock signal.
- 11. The display driver circuit according to any one of claims 7 to 10, wherein the display driver circuit comprises a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.
- 12. The display driver circuit according to claim 11, wherein a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.
- **13.** A method for driving a display, wherein the display comprises a first display area and a second display area, and the method comprises:

sending, by a main controller, a first clock signal separately to a first display driver circuit and a second display driver circuit;

outputting, by the first display driver circuit, a first gate driver on array GOA clock signal to the display, wherein the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, wherein the first GOA clock signal is generated based on the first clock signal; and

outputting, by the second display driver circuit, a second GOA clock signal to the display, wherein the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, and the second GOA clock signal is generated based on the first clock signal.

- 14. The method according to claim 13, further comprising: outputting, by the first display driver circuit, a first vertical synchronization signal to the display, wherein the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and outputting, by the second display driver circuit, a second vertical synchronization signal to the display, wherein the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.
- first display driver circuit further comprises a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, wherein the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and the second display driver circuit further comprises a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, wherein the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchro-

15. The method according to claim 13 or 14, wherein the

16. The method according to any one of claims 13 to 15, wherein the first display driver circuit further comprises a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, wherein the first EM signal is generated based on the first clock signal; and

nization on the second display area.

15

25

30

35

40

45

50

55

the second display driver circuit further comprises a second EM signal output end, configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, wherein the second EM signal is generated based on the first clock signal.

- 17. The method according to any one of claims 13 to 16, wherein the first display driver circuit comprises a video processing module, the video processing module is configured to process video data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.
- 18. The method according to claim 17, wherein a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.
- 19. A display module, comprising:

a display, comprising a first display area and a second display area;

a first display driver circuit, comprising a first clock receive end, wherein the first clock receive end is configured to receive a first clock signal sent by a main controller; wherein

the first display driver circuit further comprises a first gate driver on array GOA clock signal output end, the first GOA clock signal output end is configured to output a first GOA clock signal to the display, and the first GOA clock signal is used to control a GOA of the first display area to be enabled or disabled, wherein the first GOA clock signal is generated based on the first clock signal; and

a second display driver circuit, comprising a second clock receive end, wherein the second clock receive end is configured to receive the first clock signal; wherein

the second display driver circuit further comprises a second GOA clock signal output end, the second GOA clock signal output end is configured to output a second GOA clock signal to the display, and the second GOA clock signal is used to control a GOA of the second display area to be enabled or disabled, wherein the second GOA clock signal is generated based on the first clock signal.

20. The display module according to claim 19, wherein

the first display driver circuit further comprises a first vertical synchronization signal output end, configured to output a first vertical synchronization signal to the display, wherein the first vertical synchronization signal is generated based on the first clock signal, and the first vertical synchronization signal is used to perform frame synchronization on the first display area; and

the second display driver circuit further comprises a second vertical synchronization signal output end, configured to output a second vertical synchronization signal to the display, wherein the second vertical synchronization clock signal is generated based on the first clock signal, the second vertical synchronization signal is used to perform frame synchronization on the second display area, and the first vertical synchronization signal and the second vertical synchronization signal are signals having a same phase.

- 21. The display module according to claim 19 or 20, wherein the first display driver circuit further comprises a first horizontal synchronization signal output end, configured to output a first horizontal synchronization signal to the display, wherein the first horizontal synchronization signal is generated based on the first clock signal, and the first horizontal synchronization signal is used to perform row synchronization on the first display area; and
  - the second display driver circuit further comprises a second horizontal synchronization signal output end, configured to output a second horizontal synchronization signal to the display, wherein the second horizontal synchronization signal is generated based on the first clock signal, and the second horizontal synchronization signal is used to perform row synchronization on the second display area.
  - 22. The display module according to any one of claims 19 to 21, wherein the first display driver circuit further comprises a first emission EM signal output end, configured to output a first EM signal to the display, and the first EM signal is used to control a pixel circuit in the first display area to emit light or not to emit light, wherein the first EM signal is generated based on the first clock signal; and

the second display driver circuit further comprises a second EM signal output end, the second EM signal output end is configured to output a second EM signal to the display, and the second EM signal is used to control a pixel circuit in the second display area to emit light or not to emit light, wherein the second EM signal is generated based on the first clock signal

23. The display module according to any one of claims 19 to 22, wherein the first display driver circuit comprises a video processing module, the video processing module is configured to process video

data input by the main controller, to generate a video source signal to be sent to the display, a reference clock of a digital circuit in the video processing module is a third clock signal generated by an internal clock generation module in the first display driver circuit, and a reference clock of an analog circuit in the video processing module is the first clock signal.

**24.** The display module according to claim 23, wherein a first buffer is disposed in the video processing module, and the first buffer is disposed between the digital circuit and the analog circuit in the video processing module.

,




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12






FIG. 13




FIG. 14

# EP 3 920 172 A1

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2020/075721

5	A. CLAS	A. CLASSIFICATION OF SUBJECT MATTER			
	G09G 3/3266(2016.01)i				
	According to	According to International Patent Classification (IPC) or to both national classification and IPC			
10	B. FIELDS SEARCHED				
O	Minimum documentation searched (classification system followed by classification symbols)  G09G				
	Documentati	on searched other than minimum documentation to th	e extent that such documents are included in	n the fields searched	
15	Electronic da	Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)			
	CNABS, CNTXT, CNKI: 分屏, 分区, 多屏, 显示, 栅极, 时钟, 时序, 同步, 像素, 第一, 第二, 驱动, 控制; VEN, EPTXT, USTXT, WOTXT: divide, zone, section, display, gate, GOA, time, clock, pixel, driver, control, first, second.				
	C. DOCUMENTS CONSIDERED TO BE RELEVANT				
20	Category*	Citation of document, with indication, where a	appropriate, of the relevant passages	Relevant to claim No.	
	Y	CN 102143275 A (HUAWEI DEVICE CO., LTD.) description, paragraphs 16-58, and figures 1-3	03 August 2011 (2011-08-03)	1-24	
25	Y	CN 105118450 A (SHENZHEN CHINA STAR OP LTD.) 02 December 2015 (2015-12-02) description, paragraphs 2-29, and figures 1-4	FOELECTRONICS TECHNOLOGY CO.,	1-24	
	A	CN 104536229 A (BOE TECHNOLOGY GROUP of entire document		1-24	
30	A	CN 201681587 U (BEIJING BOE OPTOELECTRO December 2010 (2010-12-22) entire document	ONICS TECHNOLOGY CO., LTD.) 22	1-24	
,,,	A	US 5107255 A (SHARP K.K.) 21 April 1992 (1992-04-21) entire document		1-24	
	A	US 2010253672 A1 (NEC LCD TECHNOLOGIES entire document	LTD) 07 October 2010 (2010-10-07)	1-24	
85					
	Further d	ocuments are listed in the continuation of Box C.	See patent family annex.		
10	Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other		<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination</li> </ul>		
15		t published prior to the international filing date but later than ty date claimed	being obvious to a person skilled in the a "&" document member of the same patent fan	rt	
	Date of the actual completion of the international search		Date of mailing of the international search report		
	11 May 2020		20 May 2020		
50	Name and mailing address of the ISA/CN		Authorized officer		
	CN)	tional Intellectual Property Administration (ISA/ ucheng Road, Jimenqiao Haidian District, Beijing			
55	Facsimile No.	(86-10)62019451	Telephone No.		

Form PCT/ISA/210 (second sheet) (January 2015)

## EP 3 920 172 A1

#### INTERNATIONAL SEARCH REPORT International application No. Information on patent family members PCT/CN2020/075721 5 Publication date Patent document Publication date Patent family member(s) cited in search report (day/month/year) (day/month/year) CN 102143275 03 August 2011 None A CN 105118450 A 02 December 2015 105118450 19 September 2017 2017024651 WO **A**1 16 February 2017 10 2017213513 27 July 2017 US **A**1 104536229 22 April 2015 В CN A CN 104536229 01 February 2017 CN 201681587 U 22 December 2010 None US 5107255 21 April 1992 A DE 3938366 C2 21 August 1997 DE 3938366 17 May 1990 **A**1 15 JP H02134687 23 May 1990 A US 201025367207 October 2010 US 8797250 B205 August 2014 JP 5333753 B206 November 2013 JP 2010243857 A 28 October 2010 JP 2013109358 A 06 June 2013 20 25 30 35 40 45 50

Form PCT/ISA/210 (patent family annex) (January 2015)

## EP 3 920 172 A1

## REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

## Patent documents cited in the description

• CN 2019075981 W [0001]

• CN 201910844205 [0001]