

(19)



(11)

**EP 3 955 106 B8**

(12)

**CORRECTED EUROPEAN PATENT SPECIFICATION**

(15) Correction information:

**Corrected version no 1 (W1 B1)**

**Corrections, see**

**Bibliography INID code(s) 84**

(51) International Patent Classification (IPC):

**G06F 7/544<sup>(2006.01)</sup>**

(52) Cooperative Patent Classification (CPC):

**G06F 7/5443; G06N 3/045; G06N 3/063**

(48) Corrigendum issued on:

**19.03.2025 Bulletin 2025/12**

(45) Date of publication and mention  
of the grant of the patent:

**14.02.2024 Bulletin 2024/07**

(21) Application number: **21200598.7**

(22) Date of filing: **02.11.2018**

(54) **HARDWARE UNIT FOR PERFORMING MATRIX MULTIPLICATION WITH CLOCK GATING**

HARDWARE-EINHEIT ZUR DURCHFÜHRUNG VON MATRIXMULTIPLIKATION MIT  
CLOCK-GATING

UNITÉ MATÉRIELLE POUR EFFECTUER UNE MULTIPLICATION MATRICIELLE AVEC LE  
DÉCLENCHEMENT D'HORLOGE

(84) Designated Contracting States:

**AL AT BE BG CH CY CZ DE DK EE ES FI FR GR  
HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL  
PT RO RS SE SI SK SM TR**

(30) Priority: **03.11.2017 GB 201718296**

(43) Date of publication of application:

**16.02.2022 Bulletin 2022/07**

(62) Document number(s) of the earlier application(s) in  
accordance with Art. 76 EPC:

**20197062.1 / 3 770 749**

**18204166.5 / 3 480 691**

(73) Proprietor: **Imagination Technologies Limited**  
**Kings Langley, Hertfordshire WD4 8LZ (GB)**

(72) Inventors:

- **MARTIN, Chris**  
**Bedfordshire, LU7 2PF (GB)**
- **PULIMENO, Azzurra**  
**Watford, Hertfordshire WD18 0FQ (GB)**

(74) Representative: **Slingsby Partners LLP**

**1 Kingsway**  
**London WC2B 6AN (GB)**

(56) References cited:

**GB-A- 2 490 914**

- **DAVID BROOKS ET AL: "Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance", ACM TRANSACTIONS ON COMPUTER SYSTEMS (TOCS), vol. 18, no. 2, 1 May 2000 (2000-05-01), US, pages 89 - 126, XP055571292, ISSN: 0734-2071, DOI: 10.1145/350853.350856**
- **PREISS J ET AL: "Advanced Clockgating Schemes for Fused-Multiply-Add-Type Floating-Point Units", COMPUTER ARITHMETIC, 2009. ARITH 2009. 19TH IEEE SYMPOSIUM ON, IEEE, PISCATAWAY, NJ, USA, 8 June 2009 (2009-06-08), pages 48 - 56, XP031519705, ISBN: 978-0-7695-3670-5**

**EP 3 955 106 B8**