



(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
20.12.2023 Bulletin 2023/51

(51) International Patent Classification (IPC):  
**H01L 27/11 (2006.01) H01L 27/02 (2006.01)**  
**H01L 29/775 (2006.01)**

(21) Application number: 22179212.0

(52) Cooperative Patent Classification (CPC):  
**H01L 27/0207; H01L 29/0673; H01L 29/775;**  
**H10B 10/125**

(22) Date of filing: 15.06.2022

(84) Designated Contracting States:  
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB**  
**GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO**  
**PL PT RO RS SE SI SK SM TR**  
Designated Extension States:  
**BA ME**  
Designated Validation States:  
**KH MA MD TN**

(71) Applicants:  

- **Imec VZW**  
3001 Leuven (BE)
- **Katholieke Universiteit Leuven**  
KU Leuven Research & Development  
3000 Leuven (BE)

(72) Inventors:  

- **LIU, Hsiao-Hsuan**  
3001 Leuven (BE)
- **SALAHUDDIN, Shairfe Muhammad**  
3000 Leuven (BE)
- **CHAN, Boon Teik**  
3012 Wilsele (BE)

(74) Representative: **AWA Sweden AB**  
Box 5117  
200 71 Malmö (SE)

### (54) BIT CELL WITH ISOLATING WALL

(57) A bit cell (10) for a Static Random-Access Memory, SRAM, is provided, comprising a first and second pair of complementary transistors as well as a first pass-gate transistor (PG1) and a second pass-gate transistor (PG2). A first inverter gate electrode (121) forms a common gate electrode for the first pair of complementary transistors and a second inverter gate electrode (122) forms a common gate electrode for the second pair of complementary transistors. Further, a first pass gate electrode (131) forms a gate of the first pass-gate transistor and a second pass gate electrode (132) forms a gate of the second pass-gate transistor. A first and a second dielectric wall (141, 142) are also provided, separating the first pass gate electrode from the first inverter gate electrode, and the second pass gate electrode from the second inverter gate electrode.




Fig. 1

**Description****Technical field**

**[0001]** The present invention relates to a bit cell for a Static Random-Access Memory (SRAM) arranged on a semiconductor substrate, as well as a method for forming such a bit cell. 5

**Background** 10

**[0002]** The design of integrated circuits typically involves combining a great number of functional cells, each cell including a plurality of transistors interconnected to provide a desired function. Memory circuits comprise a plurality of memory bit cells configured to store one or more bits. One notable example of a memory circuit is the Static Random-Access Memory (SRAM). In conventional SRAM technology, the bit cells occupy a relatively large portion of the total die surface area. 15

**[0003]** While continuing advances in miniaturisation of transistors would seem to allow ever smaller cells designs and thus denser circuits, the development of transistors of decreasing dimensions may by itself not be enough to enable area efficient circuitry. Indeed, also the layer and the interconnection of the transistors need consideration. 20

**Summary**

**[0004]** An objective of the present invention is to provide a bit cell for an SRAM enabling an area efficient circuit design. Further and alternative objectives may be understood from the following. 25

**[0005]** According to a first aspect, there is provided a bit cell for an SRAM arranged on a semiconductor substrate, the bit cell comprising: 30

a first pair of complementary transistors including a first pull-up transistor and a first pull-down transistor; 40  
a second pair of complementary transistors including a second pull-up transistor and a second pull-down transistor;  
a first pass-gate transistor; and  
a second pass-gate transistor; 45  
wherein each transistor comprises a semiconductor channel extending between respective source and drain regions along a respective horizontal channel track;  
wherein the bit cell further comprises: 50

a first inverter gate electrode forming a common gate electrode for the semiconductor channels of the first pair of complementary transistors and a second inverter gate electrode forming a common gate electrode for the semiconductor channels of the second pair of complementary transistors, wherein the first and the second inverter 55

gate electrodes extend in a respective horizontal gate track transverse to the channel tracks; a first pass gate electrode forming a gate of the first pass-gate transistor and being aligned with the first inverter gate electrode; a second pass gate electrode forming a gate of the second pass-gate transistor and being aligned with the second inverter gate electrode; a first dielectric wall formed in a trench separating the first pass gate electrode from the first inverter gate electrode; and a second dielectric wall formed in a trench separating the second pass gate electrode from the second inverter gate electrode. 10

**[0006]** A method for forming a bit cell for a Static Random-Access Memory, SRAM, comprising forming, on a semiconductor substrate: 15

a first pair of complementary transistors including a first pull-up transistor and a first pull-down transistor; a second pair of complementary transistors including a second pull-up transistor and a second pull-down transistor;  
a first pass-gate transistor; and  
a second pass-gate transistor; 20  
wherein each transistor comprises a semiconductor channel extending between respective source and drain regions along a respective horizontal channel track;  
wherein forming the first pair of complementary transistors comprises forming a first inverter gate electrode at the respective semiconductor channel of the first pair of complementary transistors, thereby providing a common gate electrode for the first pair of complementary transistors;  
wherein forming the second pair of complementary transistors comprises forming a second inverter gate electrode at the respective semiconductor channel of the second pair of complementary transistors, thereby providing a common gate electrode for the second pair of complementary transistors;  
wherein forming the first and second pass-gate transistor comprises forming a first pass-gate electrode forming a gate of the first pass-gate transistor, aligned with the first inverter gate electrode, and forming a second pass-gate electrode forming a gate of the second pass-gate transistor, aligned with the second inverter gate electrode; 25  
wherein the method further comprises: 30

forming a trench separating the first pass gate electrode from the first inverter gate electrode and filling the trench with a dielectric material, thereby forming a first dielectric wall separating the first pass gate and the first inverter gate electrode;  
forming a trench separating the second pass 35

gate electrode from the second inverter gate electrode and filling the trench with a dielectric material, thereby forming a second dielectric wall separating the second pass gate and the second inverter gate electrode.

**[0007]** The inventive bit cell design enables scaling of the device area and circuit density by employing a first and second dielectric wall for separating the first pass gate electrode from the first inverter gate electrode and the second pass gate electrode from the second inverter gate electrode. This is particularly beneficial compared to conventional technology in which the gate electrodes are formed by a gate cut, in which a continuous gate electrode is etched and split into two separate electrodes that are separated from each other. When reducing the spacing between the channel tracks, the precision with which the gate cut can be performed risks to be the limiting factor determining the minimum possible spacing between the channel tracks. The precision of the gate cut relies, among other factors, on the precision of the available patterning techniques and the selectivity of the etch process used. Overlay and alignment errors in the lithographic patterning process require dimensional margins that risk hindering the spacing between the channel tracks to be reduced to even smaller dimensions. The inventors have realised that by replacing the gate cut with a dielectric wall, which may be formed prior to the gate electrodes, the end portions of two aligned gate electrodes can be separated at a tighter pitch that otherwise would have been possible.

**[0008]** A complementary pair of transistors may comprise a pair of transistors having opposite channel types, i.e., an n-type transistor and a p-type transistor. The first and second complementary transistor pairs may be configured as a respective inverter pair. The two inverter pairs together form a pair of cross-coupled inverter by means of cross-couple contacts.

**[0009]** As already mentioned, one of the transistors of each complementary transistor pair may be configured as a pull-up transistor and the other transistor of the pair may be configured as a pull-down transistor. The designation "pull-up", "pull-down" or "pass" for a transistor should herein be construed as said transistor being adapted to function or operate as a pull-up, pull-down or pass transistor in the context of the conventional understanding of (CMOS) inverters or SRAM bit cells.

**[0010]** The transistors may be field-effect transistors (FETs). The first complementary transistor pair may accordingly comprise a first CMOS pair, i.e., a first nFET (i.e., an n-type FET) and a first pFET (i.e., a p-type FET). Correspondingly, the second complementary transistor pair may comprise a second CMOS pair. The first and second pass transistors may each be an nFET or a pFET.

**[0011]** Each transistor comprises a semiconductor channel extending along a channel track, or fin track in case the transistor is a fin-based transistor such as a fin-FET. Two or more of the transistors may have channels

extending along the same track, depending on the particular layout of the bit cell. A track, or channel track, may thus be defined as the horizontal geometrical line which the channel of a transistor is formed along and parallel to.

**[0012]** Similarly, two or more of the gate electrodes (e.g., inverter gate electrodes and the pass gate electrodes) may extend along the same gate tracks. A gate track may thus be defined as the horizontal geometrical line which gate electrodes are formed along and parallel to. Preferably, the gate tracks are orthogonal to the channel tracks.

**[0013]** As the first inverter gate electrode forms a common gate electrode for the semiconductor channels of the first pair of complementary transistors, the first inverter gate electrode may be configured to control the conductivity of both semiconductor channels of the first pair of complementary transistors. The first inverter gate electrode may enclose the semiconductor channels of the first pair of complementary transistors partially or completely.

**[0014]** As the second inverter gate electrode forms a common gate electrode for the semiconductor channels of the second pair of complementary transistors, the second inverter gate electrode may be configured to control the conductivity of both semiconductor channels of the second pair of complementary transistors. The second inverter gate electrode may enclose the semiconductor channels of the second pair of complementary transistors partially or completely.

**[0015]** As the first pass gate electrode forms a gate for the semiconductor channel of the first pass-gate transistor, the first pass gate electrode may be configured to control the conductivity of the semiconductor channel of first pass-gate transistor. The first pass gate electrode may enclose the first pass-gate transistor channel partially or completely.

**[0016]** As the second pass gate electrode forms a gate for the semiconductor channel of the second pass-gate transistor, the second pass gate electrode may be configured to control the conductivity of the semiconductor channel of second pass-gate transistor. The second pass gate electrode may enclose the second pass-gate transistor channel partially or completely.

**[0017]** Relative spatial terms such as "vertical", "upper", "lower" "stacked on top of" are herein to be understood as denoting locations or direction in relation to a normal direction to the substrate, or equivalently in relation to a bottom-up direction of the device layer stack. Correspondingly, terms such as "lateral" and "horizontal" are to be understood as location or directions parallel to the substrate, i.e., parallel to an upper surface or the main plane of extension of the substrate.

**[0018]** In some embodiments, the semiconductor channel of each transistor may be arranged in a common horizontal plane. The resulting bit cell may hence be referred to as a planar bit cell. It is realised that various cell topologies are conceivable within the scope of the present disclosure, depending on the selected layout of

the inverters formed by the first and second pairs of complementary transistors. The semiconductor channels of the first pull-down transistor and the first pass-gate transistor may, for instance, be aligned in a common channel track, whereas the semiconductor channels of the second pull-down transistor and the second pass-gate transistors are aligned in a common second channel track. Further examples will be discussed in connection with the detailed description of the drawings.

**[0019]** In some embodiments, the first and second pair of complementary transistors may be arranged in a respective vertical stack, with each of the first and second inverter gate electrode extending vertically between the pull-up transistor and the pull-down transistor of the respective transistor pair. In different words, the respective transistor pair is arranged in a vertical arrangement with a first one of the transistors of the pair at a lower first level and the other one of the transistors at an upper second level, or at different distances from the substrate, as viewed along a vertical direction. In this layout, the semiconductor channels of the first pull-up transistor and the first pass-gate transistor may be aligned in a common first channel track, and the semiconductor channels of the second pull-up transistor and the second pass-gate transistor be aligned in a common second channel track. The first channel track and the second channel track may be arranged at a first vertical level above the substrate, allowing the first and second pull-down transistor to be arranged at a second vertical level being either above or below the first level.

**[0020]** The above layout, in which each transistor pair is arranged in a vertical stack, i.e., on top of each other as seen from the substrate, may be referred to as a vertical layout and the transistor pairs as vertically stacked complementary FETs, or CFETs. This is an efficient way of reducing the bit cell area, and in particular the lateral spacing between adjacent channel tracks.

**[0021]** In some embodiments, the first and second dielectric wall may extend vertically between the first and second level and horizontally between the vertical stacks of complementary transistors. The presence of the insulating wall provides electrical separation between the pass-gate electrodes and the inverter gate electrodes also in vertical layouts, thereby allowing the spacing between neighbouring channel tracks to be even further reduced. Due to the vertical layout of the bit cell the first and second dielectric wall may form a common wall, i.e., form part of the same wall structure.

**[0022]** The inventive configuration of the bit cell allows for dielectric walls having a thickness of 10 nanometres (nm) or less, such as 8 nm or less.

**[0023]** The semiconductor channel of each transistor may in some examples be formed of a respective fin portion. Such a structure may also be referred to as an elongated layer stack with a longitudinal dimension oriented along the substrate, in a channel track, and protruding vertically therefrom. Further, the semiconductor channel of one or more transistor may advantageously be formed

in one or more horizontal semiconductor nanowires. The gate electrodes may accordingly be configured as gate all around electrodes completely enclosing/wrapping around the channel region of the respective one or more nanowires.

5 A horizontal semiconductor nanowire may here refer to a semiconductor structure extending horizontally along the substrate and being suspended above the substrate. The nanowire may form a semiconductor body having a closed circumferentially extending bounding surface. Various later aspect ratios are possible, such as a width to height ratio close to unity, or a width to height ratio greater than one (such as a horizontally oriented nano-sheet semiconductor structure) or smaller than one (such as a vertically oriented nano-sheet). The 10 source and drain regions of the transistor may also be formed in opposite ends of the nanowire. Source and drain contacts of the transistor may completely enclose/wrap around the source and drain regions of the respective one or more nanowires.

15 **[0024]** The dielectric wall may be formed by depositing a dielectric material in a gap defined by sidewall spacers arranged on neighbouring fin portions, or elongated layer stacks, as will be discussed in further detail with reference to the drawings. This allows for the thickness of the dielectric wall to be defined by the thickness of the sidewall spacers, and the sidewall to be self-aligned between the fins.

#### Brief description of drawings

20 **[0025]** The above, as well as additional object, features and advantages, may be better understood through the following illustrative and non-limiting detailed description, with reference to the appended drawings. In the drawings 25 like reference numerals will be used for like elements unless stated otherwise.

Figure 1 is a schematic top view of a planar bit cell according to an embodiment.

Figure 2 shows an example circuit diagram of a bit cell of an SRAM according to an embodiment.

Figures 3a and b show horizontal cross sections of a stacked bit cell, taken at two different vertical levels.

Figures 4a-c show vertical cross sections through the bit cell in figures 3a and b.

Figures 5a and b show horizontal cross sections of a stacked bit cell, taken at two different vertical levels.

Figures 6a-c show vertical cross sections through the bit cell in figures 5 and b.

Figures 7a-e are perspective views illustrating various steps during the formation of a dielectric wall, according to an example.

#### Detailed description

55 **[0026]** Bit cells for an SRAM arranged on a semiconductor substrate, as well as methods for forming such bit cells, will in the following be described with reference to

the figures.

**[0027]** In figure 1 there is shown a schematic top view of a planar bit cell 10, i.e., a bit cell in which the transistors are arranged in a common plane with reference to the semiconductor substrate. The bit cell 10 comprises a first pull-up transistor PU1 and a first pull-down transistor PD1 forming a first complementary transistor pair, as well as a second pull-up transistor PU2 and a second pull-down transistor PD2 forming a second complementary transistor pair. Further, there is provided a first pass-gate transistor PG1 and a second pass-gate transistor PG2. The first pull-down transistor PD1 and the first pass-gate transistor PG1 are distributed along a first channel track FT1 and the second pull-down transistor PD2 and the second pass-gate transistor PG2 are distributed along a second channel track FT2. The first pull-up transistor PU1 is arranged along a third channel track FT3 and the second pull-up transistor PU2 is arranged along a fourth channel track. The channel tracks FT1-4 represent different parallel geometrical tracks or geometrical lines which the semiconductor channels of the transistors are formed along and parallel to. As will be described below, the semiconductor channels of the transistors may be formed of a respective fin structure, and the channel tracks FT1-4 may therefore also be referred to as fin tracks. Accordingly, the channel tracks FT1-4 corresponds to the longitudinal direction of the fin structures from which the semiconductor channels are formed.

**[0028]** Further indicated in figure 1 are first and second gate tracks GT1, GT2. The gate tracks GT1, GT2 extend transverse to and across the channel tracks FT1-4. Similar to the channel tracks FT1-4 the gate tracks GT1, GT2 represent different parallel geometrical tracks or geometrical lines along which the gate electrodes of the bit cell 10 are distributed. The gate electrode may be formed in respective gate trenches in one or more dielectric layers embedding the bit cell 10. Accordingly, GT1 and GT2 may be understood as representing the longitudinal directions of the gate trenches in which the gate electrodes are formed.

**[0029]** A first inverter gate electrode 121 forms a common gate electrode for the semiconductor channels of the first pull-up transistor PU1 and the first pull-down transistor PD1, and a second inverter gate electrode 122 forms a common gate electrode for the semiconductor channels of the second pull-up transistor PU2 and the second pull-down transistor PD2. With this arrangement, the first inverter gate electrode 121 is allowed to control the conductivity of both semiconductor channels of the first pair of complementary transistors and the second inverter gate electrode 122 is allowed to control the conductivity of both semiconductor channels of the second pair of complementary transistors. Further, a first pass gate electrode 131 is arranged to form a gate of the first pass-gate transistor PG1 and a second pass gate electrode 132 is arranged to form a gate of the second pass-gate transistor PG2. The second pass gate electrode 132 and the first inverter gate electrode 121 are distributed

along the first gate track GT1, such that they are aligned with each other. Similarly, the first pass gate electrode 131 and the second inverter gate electrode 122 are distributed along the second gate track GT2 and aligned with each other.

**[0030]** Figure 1 also shows a first dielectric wall 141 formed in a trench separating the first inverter gate electrode 121 from the second pass gate electrode 132, as well as a second dielectric wall 142 formed in a trench separating the second inverter gate electrode 122 from the first pass gate electrode 131. A dielectric wall 141, 142 may hence be understood as a body extending between an end portion of an inverter gate electrode 121, 122 and an end portion of a pass gate electrode 131, 132 extending along a common gate track GT1, GT2 and arranged in mutual abutment with the body. The presence of the dielectric walls 141, 142 allows for the electrodes in the respective gate tracks GT1, GT2 to be electrically separated from each other to ensure proper operation of the bit cell 10. As indicated in the present figure, further dielectric walls 143, 143', 144, 144' may be provided to separate the inverter gate electrodes as well as signal lines BL, BLB from neighbouring devices, such as adjacent bit cells in an array of bit cells. The dielectric walls may be formed in a method outlined below in connection with figures 7a-e.

**[0031]** Three contact tracks CT1, CT2, CT3 are also indicated in figure 1. The contact tracks CT1-3 extend transverse to and across the channel tracks FT1-3 and are parallel to the gate tracks GT1, GT2. The contact tracks represent different parallel geometrical tracks or geometrical lines along which the source/drain contacts of the device 10 are arranged. The source/drain contacts may be formed in respective contact trenches in one or more dielectric layers embedding the device 10. Accordingly, CT1-3 may be understood as representing the longitudinal directions of the contact trenches in which the source/drain contacts are formed. The source/drain contacts are arranged to connect the source/drain regions of the transistors to signal lines in the form of the complementary bit lines BL and BLB and a word line WL, as well as power supply lines VDD and VSS.

**[0032]** In figure 1 the various gate electrodes and source/drain contacts are schematically shown to be arranged on a substrate. However, as may be appreciated, one or more isolating or dielectric layers or similar may be present between the substrate and the structures arranged thereon to provide electrical isolation between the main surface of the substrate and the gate electrodes and source/drain contacts. Further, the structures formed on the substrate may be embedded in one or more dielectric layers but have been omitted from the drawings for illustrational clarity.

**[0033]** Although reference herein is made to "drain region"/"source region" and "drain contact"/"source contact" of a transistor it should be noted that the actual function of the region/contact may depend on the direction of the current flowing through the transistor. Hence, "drain"

and "source" should be construed broadly as mere labels for the two different regions/contacts of a transistor. Reference to a "drain" region of a transistor may hence be interpreted as reference to a "first source/drain" region of the transistor and reference to a "source" region of the transistor as a reference to a "second source/drain" region of the transistor, and correspondingly for "source" contact and "drain" contact.

**[0034]** The illustrated portion of the device 10 may correspond to one functional cell in an array of a plurality of corresponding functional cells, for instance an array of identical bit cells or some other logic cell. Hence, the device 10 may comprise a plurality of regularly spaced and parallel channel tracks, a plurality of regularly spaced and parallel gate tracks, and a plurality of regularly spaced and parallel contact tracks. The tracks may together define a regular grid. The gate electrodes may be disposed at the intersections between the channel tracks and the gate tracks. The source/drain contacts may be disposed at the intersections between the channel tracks and the contact tracks. The semiconductor channels of the transistors may extend along the channel tracks, between source/drain contact pairs. A merit of using a dielectric wall for separating gate electrodes extending along the same gate tracks is that the spacing or pitch between the channel tracks may be further reduced.

**[0035]** The first and second pass-gate transistors PG1, PG2 may be n- or p-type FETs, such as an nMOSFET or pMOSFET. The first and second pull-up transistors PU1, PU2 may be p-type FETs, such as pMOSFETs, whereas the first and second pull-down transistors PD1, PD2 may be n-type FETs, such as nMOSFETs. Hence, the first and second complementary transistor pairs may form a respective CMOS transistor pair.

**[0036]** Figure 2 shows one example circuit diagram of a planar layout of a bit cell according to an embodiment. Figure 2 shows the bit cell 10 implemented as an SRAM bit cell and accordingly includes signal lines in the form of complementary bit lines BL and BLB and a word line WL as well as power supply rails VDD and VSS. Although the SRAM bit cell shown in figure 2 is a 6-transistor (6T) SRAM bit cell it should be noted that the design with the dielectric wall 141-144 also may be used in other SRAM topologies as well, such as 4T to 10T bit cell designs.

**[0037]** In the above a bit cell 10 in accordance with the inventive concept has mainly been described with reference to a limited number of examples. However, as is readily appreciated by a person skilled in the art, other examples than the ones disclosed above are equally possible within the scope of the inventive concept, as defined by the appended claims.

**[0038]** For instance, while figure 1 shows a planar layout (in which all transistors are arranged in substantially the same plane), figures 3a-b, 4a-c, 5a-b and 6a-c show vertical configurations in which the transistors of each complementary pair are stacked on top of each other. Hence, a first one of the transistors of the complementary pair is arranged at a lower first level shown in figures 3a

and 5a and the other one of the transistors at an upper second level shown in figures 3b and 5b. This bit cell layout may be referred to as a vertical layout, in which the transistors of each complementary pair are vertically stacked complementary FETs, or CFETs. Using what may be referred to as a "sequential" process, a CFET device comprising bottom and top FET devices may be formed by processing the bottom device first. Thereafter, the channel region of the upper device may be provided with a gate stack which is electrically connected to the gate stack of the bottom device. Hence, in the sequential process the gate electrodes of the lower device and the upper device may be formed as separate electrodes which are interconnected vertically to form the inverter gate electrodes 131, 132 as discussed above.

**[0039]** The sequential process differs from the so-called "monolithic" process, in which the bottom and top devices may be provided with a "monolithic" gate stack defining a gate electrode which is physically and electrically common to the top and bottom device. In the following, a monolithic process for forming the inverter gate electrodes will be discussed as an illustrating example.

**[0040]** As already mentioned, figure 3a is a horizontal cross section of the bit cell taken at the lower horizontal level, at which the pass-gate transistors PG1, PG2 and the pull-up transistors PU1, PU2 are arranged, whereas figure 3b is a horizontal cross section taken at the upper horizontal level, at which the pull-down transistors PD1, PD2 are arranged. It should be noted that this is an example illustrating an embodiment of the concept disclosed herein, and that other configurations are conceivable as well. The pass-gate transistors PG1, PG2 may in alternative layouts be arranged at the upper level instead. Further, the bit cell may comprise pull-up transistors PU1, PU2 arranged at the higher level instead, whereas the pull-down transistors PD1, PD2 may be arranged at the lower level.

**[0041]** Figure 3a shows a bit cell in which a first and a fourth elongated semiconductor structure, also referred to as a fin structure, extend along a respective fin track and are separated from each other by an intermediate dielectric wall 241. The fin structure 151, 153 may comprise a channel portion, or an active region, including for example a channel fin, a channel nanowire, or a channel nanosheet, from which a resulting FET can be formed. In the present example, channel portions comprise a respective stack of nanosheets. Orthogonally to these structures, inverter gate electrodes and pass gate electrodes extend along a respective gate track passing across the fin tracks. In the example shown in figure 3a four gate electrodes are shown: a first pass gate electrode 131 forming a gate of the first pass-gate transistor PG1, a second pass gate electrode 132 forming a gate of the second pass-gate transistor PG2, a first inverter gate electrode 231 forming a gate of the first pull-up transistor PU1, and a second inverter gate electrode 232 forming a gate of the second pull-up transistor PU2. The first pass gate electrode 131 and the second inverter gate

electrode 232 are formed sharing the same gate track and separated by the isolating wall 241, whereas the second pass gate electrode 132 and the first inverter gate electrode 231 are sharing the same gate track and separated by the isolating wall 241, which in the present example is a common wall separating the gate electrodes of both gate tracks.

**[0042]** Figure 3b shows the upper layer of the same bit cell, in which a second fin structure 152 is arranged above the first pull-up transistor PU1, along the first fin track FT1, and defines the first pull-down transistor PD1. Further, a fourth fin structure 154 is arranged above the second pull-up transistor PU2, along the second fin track FT2, thereby forming the second pull-down transistor PD2. The first pull-up transistor PU1 and the first pull-down transistor PD1 hence form a first complementary pair of vertically stacked FETs, whereas second pull-up transistor PU2 and the second pull-down transistor PD2 form a second complementary pair of vertically stacked FETs. The second and fourth fin structures 152, 154 may comprise channel portions having a dopant type opposite to the one of the underlying first and third fin structures 151, 153 so as to form the complementary transistor pairs. Figure 3b also shows the first inverter gate electrode 231, which extends vertically between the first pull-up transistor PU1 and the first pull-down transistor PD1, and the second inverter gate electrode 232 extending vertically between the second pull-up transistor PU2 and the second pull-down transistor PD2. The first and second inverter gate electrodes 231, 232 may hence form a physically and electrically common gate electrode for each of the complimentary pairs and is thus a result of a monolithic process. Further, two cross-coupling structures 164", 165" are arranged to connect the inverter gate electrodes 231, 232 to the first and second node Q, QB, respectively. This may also be referred to as a "spacer merge", forming the cross-couple feedback.

**[0043]** Figure 3a and b also indicates the position of the signal lines BL, BLB and WL as well as power supply lines VDD, VSS and interconnecting structures 161, 162, 163, 169 which will be discussed in further detail in the following, with reference to figures 4a-c.

**[0044]** Figure 4a is a vertical cross section along the line A-A' indicated in figures 3a-b, that is, orthogonally through the gate of the second pull-down transistor PD2, the second pull-up transistor PU2, and the first pass-gate transistor PG1. In the present example the transistor channels are formed in fin structures 151, 153, 154. Various configurations of the active regions of the fin structures 151, 153, 154 are possible. Each fin structure 151, 153, 154 may, for instance, comprises a stack of channel nanosheets 171, as illustrated in the present example. In other configurations, the active region may comprise a single channel structure, such as a fin, nanowire or nanosheet. The gate structure 175 may be a Gate All Around (GAA) structure, completely enclosing the channel structure 171, or of a so-called fork sheet type in which the gate structure wraps around only a part of the channel

structure 171. In the latter case, a dielectric wall, also referred to as a fork sheet wall, may separate the channel structures 171 of the second pull-up transistor PU2 and the first pass-gate transistor PG1 from each other in the lateral direction, as will be discussed in greater detail in connection with figure 6a.

**[0045]** The nanosheets 171 in figure 4a may have a height to width ratio being less than one. However, other designs are also possible, such as nanosheets having a dimension greater than a thickness dimension, or a thickness dimension greater than a lateral dimension.

**[0046]** The insulating dielectric wall 241 extend in figure 4a vertically between the first pass-gate transistor PG1 and the second pull-up transistor PU2 in the lower level shown in figure 3a, thereby providing electrical separation between the first pass gate electrode 131 and the second inverter gate electrode 232. The dielectric wall 241 extends from a shallow trench insulation (STI) 145 arranged at the top surface of the substrate 110 all the way up to the second pull-down transistor PD2 arranged at the upper level shown in figure 3b. Figure 4a also shows a further, second dielectric wall 243 arranged to provide electrical insulation to neighbouring bitcells. Similar to the dielectric wall 241 separating the first pass gate electrode 131 from the second inverter gate electrode 232, the second dielectric wall 243 may extend vertically from an STI 145 arranged at the substrate 110 and all the way up to the second pull-down transistor PD2.

**[0047]** Figure 4a also indicates the tracks for the signal lines and the power supply lines discussed above, wherein in a first power supply VDD is arranged in a power rail 31 below the upper surface of the substrate 110, the complementary bit lines BL, BLB in a local interconnect layer MINT above the transistor stack, and the word line WL in a metal layer M1 arranged above the MINT layer. As indicated in the present figure, the word line WL may be connected to the first pass gate electrode PG1 by means of a vertical interconnect 161 extending from the M1, through the interconnect layers V0, MINT and VINT as well as past the upper transistor layer all the way down to the lower transistor layer in which the pass-gate transistor PG1 is arranged.

**[0048]** Figure 4b is a vertical cross section along the line B-B' indicated in figures 3a-b, that is, between the two pairs of complementary transistors and orthogonally through the fin structures 151-154 in which the transistors are formed. The cross section shows the interconnection structures 164, 164', interconnecting the source/drain terminals of the first pass-gate transistor PG1 and the first pull-up transistor PU1 in the lower level with the source/drain terminal of the first pull-down transistor PD1 in the upper level, as well as the interconnection structures 165, 165' interconnecting the source/drain terminals of the second pass-gate transistor PG2 and the second pull-up transistor PU2 in the lower level with the source/drain terminal of the second pull-down transistor PD2 in the upper level. Each of the top interconnection structures 164', 165' are connected to a bottom intercon-

nection structure 164, 165 via a respective merging structure, also referred to as M0A merge, to form the internal nodes Q, QB of the bit cell. The dielectric walls 241, 242, 243 are also shown, extending vertically from a respective STI 145.

**[0049]** Figure 4c is a similar cross section as the ones in figures 4a and b, taken across line C-C' in figures 3a and b. This cross section is hence taken through the source/drain region of the first pass-gate transistor PG1 formed in the first fin structure 151, through the source/drain region of the second pull-up transistor PU2 formed in the third fin structure 153, and through the source/drain region of the second pull-down transistor PD2 formed in the fourth fin structure 154. The isolating wall 241 is shown also in this figure, extending vertically from the STI 145 at the substrate 110 and between the first pass-gate transistor PG1 and the second pull-up transistor PU2 in the lower level shown in figure 3a up to the second pull-down transistor PD2 in the upper level shown in figure 3b.

**[0050]** The bit line BL is here connected to the source/drain contact 166 of the first pass-gate transistor PG1 by means of a vertical interconnect 162 extending from the MINT down to the lower level in which the pass-gate transistor PG1 is arranged. The power supply VDD is also shown, connected to the source/drain contact 167 of the second pull-up transistor PU2 from below by means of a through-silicon via 163 extending vertically from the power rail 31 up to the lower level in which the pull-up transistor PU2 is arranged. Further, power supply VSS is connected to the upper-level pull-down transistor PD2 by means of a via 169, passing from the metal layer M1 through the interconnect layer MINT down to the source/drain contact 168 of the second pull-down transistor PD2.

**[0051]** As mentioned above, in further examples of the inventive concept the CFETs of the bit cell 10 may comprise so called forksheet FETs, in which a dielectric wall is formed between the channel nanosheets of the transistors, sharing the same gate track GT1, GT2, before gate patterning. As a result, the gate electrodes are not completely wrapping around the gate regions. Instead, the gate electrodes wrap around the parts of the channel regions which do not abut the dielectric wall, as is shown in figures 6a-c.

**[0052]** Figures 5a-b and 6a-c show a similar bit cell layout as the one shown in figures 3a-b and 4a-c. A general reference is therefore made to the above description of figures 3a-b and 4a-c.

**[0053]** However, due to the forksheet layout of the FETs, the fin tracks FT1, FT2 are allowed to be arranged at an even tighter spacing, since the fin structures 151-154 can be arranged in direct contact with the dielectric wall 241. The benefits of the forksheet layout will be appreciated when studying the cross sections in figures 6a-c, in which the tighter, horizontal spacing between the first and third fin structures 151, 153 in the lower level as well as between the second and fourth fin

structures 152, 154 in the upper level is shown. By forming the dielectric wall 241 between the fin structures 151-154 prior to patterning the gate electrodes 175 at the nanosheets 171, a tighter pitch between transistors at the same vertical level (such as the first pass-gate transistor PG1 and the second pull-up transistor PU2 in figure 6a) can be achieved.

**[0054]** A method for forming a dielectric wall in a bit cell similar to the ones disclosed above in connection with figures 1-6 will now be discussed with reference to the perspective views in figures 7a-e. It should be noted that the proposed method is an illustrating example and that other methods are possible as well, depending on the particular performance requirements and the layout of the bit cell 10.

**[0055]** In figure 7a, a plurality of elongated semiconductor structures 751, 752 has been formed on a substrate 110. The substrate 110 may be a conventional semiconductor substrate suitable for CMOS processing. The substrate 110 may be a single-layered semiconductor substrate, for instance formed by a bulk substrate such as a Si substrate, a germanium (Ge) substrate or a silicon-germanium (SiGe) substrate. A multi-layered / composite substrate is however also possible, such as an epitaxially grown semiconductor layer on a bulk substrate, or a semiconductor-on-insulator (SOI) substrate.

**[0056]** Each of the plurality of elongated semiconductor structures 751, 752 may be formed by an elongated fin-shaped layer stack with a longitudinal dimension oriented in a first horizontal direction along the substrate 110 and protruding in a vertical direction from the substrate 110. The elongated semiconductor structures 751, 752 may hence be referred to as fin structures. A width dimension of the fin structure is oriented in a second horizontal direction transverse to the first horizontal direction.

**[0057]** Each fin structure 751, 752 may comprise, in a bottom-up direction, a lower device sub-stack, a middle insulating layer on the lower device sub-stack, and an upper device sub-stack on the middle insulating layer (not shown in figures 7a-e). The device sub-stacks may be considered to correspond to the fin structures 151-154 shown in figures 3-6. In the present figures, a capping layer 174 is arranged on the fin structure 751 752.

**[0058]** Various configurations of the sub-stacks are possible. Each sub-stack may, for instance, comprises a number of channel nanosheets and a number of sacrificial nanosheets arranged alternatingly with the channel nanosheets, as seen along the vertical direction. In other configurations, a sub-stack may comprise a single channel structure, such as a fin, nanowire or nanosheet.

**[0059]** The sacrificial nanosheets may be formed of a semiconductor material ("sacrificial material") different from a semiconductor material of the channel nanosheets ("channel material") and selected to be removable selectively to the channel material. As used herein, the term "selective" in connection with removal of a material or feature (e.g., a layer or layer portion) means that

the material of feature is removed/removable using an etching process etching the material/feature at a rate greater than another material/feature exposed to the etching process. The sacrificial material may be  $\text{SiGe}_x$  and the channel material  $\text{SiGe}_y$ , wherein  $x, y \geq 0$  and  $y \neq x$ . A difference in Ge-content of the sacrificial material and the channel material may facilitate a selective removal of the sacrificial material with respect to the channel material.

**[0060]** A channel material of Si in the lower sub-stacks and a channel material of SiGe in the upper sub-stacks allows for a CFET device comprising a lower FET of an n-type and an upper FET of a p-type to be formed. A SiGe upper channel material may enable forming of a strained upper channel layer, which may improve the performance of the channel for the upper FET. More generally, the Ge-content of the channel material of the lower and upper FET devices may be selected to optimize the channel properties for the devices.

**[0061]** The nanosheets and layers of the fin structures may each be epitaxial nanosheets and layers, e.g. formed of epitaxially grown or deposited semiconductor material. Epitaxial techniques, such as chemical vapour deposition (CVD) or physical vapour deposition (PVD) of Si and SiGe, allowing forming of high-quality material crystalline (e.g. single-crystalline) nanosheets or layers are per se known in the art.

**[0062]** The middle insulating layer may be formed of an insulating material, such as an oxide or a nitride. For example, the middle insulating layer may comprise or be formed of  $\text{SiO}_2$ ,  $\text{SiN}$ ,  $\text{SiC}$ ,  $\text{SiCN}$ ,  $\text{SiOCN}$ ,  $\text{SiOBCN}$  or  $\text{SiON}$ . Although referred to and illustrated as a single layer, the middle insulating layer may also be formed as a composite layer structure comprising a stack of two or more different insulating layers.

**[0063]** The fin structures 751, 752 may be patterned by using a hard mask layer as an etch mask. Conventional patterning techniques may be used for patterning the hard mask layer, e.g., single patterning techniques such as lithography and etching ("litho-etch") or multiple-patterning techniques such as (litho-etch)x, self-aligned double or quadruple patterning (SADP or SAQP). The pattern defined by the hard mask may then be transferred into the layer stack by etching using the hard mask as an etch mask, resulting in the parallel fin-structure 751, 752 extending along fin tracks FT1-FT4 as shown in e.g. figure 1.

**[0064]** In figure 7b a spacer material layer 180 has been conformally deposited on the fin structures 751, 752 to form a reduced-width gap between the fin structures 751, 752. The gap is then filled with a dielectric material forming a dielectric isolating wall 710, which may correspond to the isolating walls 242, 242', 243, 243' shown in for example figure 3a. The spacer material layer may for example be an ALD-deposited nitride or carbide, such as  $\text{SiN}$ ,  $\text{SiCO}$ ,  $\text{SiOCN}$ , or  $\text{SiC}$ , or amorphous silicon (a-Si). The spacer material layer may be etched back (e.g., top-down, in the vertical direction towards the sub-

strate) using an anisotropic etch process, such as reactive ion etching. It will be appreciated that the spacer layer 180 allows the width of the gap between neighbouring fin structures 751, 752 to be trimmed to define the thickness of the dielectric wall 710 formed therebetween. Beneficially, this process allows the dielectric wall 710 to be self-aligned between the channel tracks FT1-FT4. The dielectric wall 710 may be formed by conformal deposition of a dielectric material such as, for instance,  $\text{SiCO}$  or  $\text{Al}_2\text{O}_3$ , which may be added in single layer or a plurality of layer.

**[0065]** In figure 7c an isolating material 182, such as  $\text{SiO}_2$ , has been deposited conformally over the fin structures 751, 752 the spacer layers 180 and the dielectric wall 710. The isolating material 182 may be of the same type as the spacer layer 180, which hence may be considered to have been "topped up" in figure 7c. A CMP process has then been performed to remove excess material, landing on the capping layer 174.

**[0066]** In figure 7d, a fin reveal process has been performed, in which the isolating material 182 has been etched back and the top portion of the fin structures 751, 752 as well as the top portion of the dielectric wall 710 have been revealed.

**[0067]** Thereafter, an additional layer 183 of e.g.  $\text{SiO}_2$  followed by a dummy gate layer 184 of e.g. a-Si has been formed, as shown in figure 7e. The dummy gate layer 184 may form part of a RMG process, resulting in the formation of a final gate stack replacing the dummy gate. The final gate stack may comprise a gate dielectric layer, one or more effective work function metal (WFM) layers and a gate fill metal. The gate dielectric layer may be formed of a conventional high-k dielectric, such as  $\text{HfO}_2$ ,  $\text{HfSiO}$ ,  $\text{LaO}$ ,  $\text{AlO}$  or  $\text{ZrO}$ . The WFM layer may be formed of one or more effective WFMs (e.g. an n-type WFM such as  $\text{TiAl}$  or  $\text{TiAlC}$  and/or a p-type WFM such as  $\text{TiN}$  or  $\text{TaN}$ ). The gate fill metal may be formed of conventional gate fill metals, such as W, Al, Co or Ru.

**[0068]** After the gate forming process, the method may proceed with forming source/drain contacts as well as interconnect structures, resulting in the structure shown in for example figures 3a-b, 4a-c, 5a-b and 6a-c.

**[0069]** In the above, the inventive concept has mainly been described with reference to a limited number of examples. However, as is readily appreciated by a person skilled in the art, other examples than the ones disclosed above are equally possible within the scope of the inventive concept, as defined by the appended claims.

## Claims

1. A bit cell (10) for a Static Random-Access Memory, SRAM, arranged on a semiconductor substrate (110), the bit cell comprising:

a first pair of complementary transistors including a first pull-up transistor (PU1) and a first pull-

down transistor (PD1);  
 a second pair of complementary transistors including a second pull-up transistor (PU2) and a second pull-down transistor (PU);  
 a first pass-gate transistor (PG1); and  
 a second pass-gate transistor (PG2);  
 wherein each transistor comprises a semiconductor channel extending between respective source and drain regions along a respective horizontal channel track (FT1, FT2, FT3, FT4);  
 wherein the bit cell further comprises:

a first inverter gate electrode (121) forming a common gate electrode for the semiconductor channels of the first pair of complementary transistors and a second inverter gate electrode (122) forming a common gate electrode for the semiconductor channels of the second pair of complementary transistors, wherein the first and the second inverter gate electrodes extend in a respective horizontal gate track (GT, GT2) transverse to the channel tracks;  
 a first pass gate electrode (131) forming a gate of the first pass-gate transistor and being aligned with the first inverter gate electrode;  
 a second pass gate electrode (132) forming a gate of the second pass-gate transistor and being aligned with the second inverter gate electrode;  
 a first dielectric wall (141) formed in a trench separating the first pass gate electrode from the first inverter gate electrode; and  
 a second dielectric wall (142) formed in a trench separating the second pass gate electrode from the second inverter gate electrode.

2. The bit cell according to claim 1, wherein the semiconductor channel of each transistor is arranged in a common horizontal plane.
3. The bit cell according to claim 1 or 2, wherein the semiconductor channels of the first pull-down transistor and the first pass-gate transistor are aligned in a common first channel track, and wherein the semiconductor channels of the second pull-down transistor and the second pass-gate transistor are aligned in a common second channel track.
4. The bit cell according to claim 1, wherein the first and second pair of complementary transistors are arranged in a respective vertical stack, and wherein each of the first and second inverter gate electrode further extends vertically between the pull-up transistor and the pull-down transistor of the respective pair of complementary transistors.

5. The bit cell according to claim 4, wherein:

the semiconductor channels of the first pull-up transistor and the first pass-gate transistor are aligned in a common first channel track; the semiconductor channels of the second pull-up transistor and the second pass-gate transistor are aligned in a common second channel track; and  
 the first channel track and the second channel track are arranged at a first vertical level above the substrate.

6. The bit cell according to claim 5, wherein the first and second pull-down transistor are arranged at a second vertical level above the first level.
7. The bit cell according to claim 6, wherein the first and second dielectric wall extend vertically between the first and second level and horizontally between the vertical stacks of complimentary transistors.
8. The bit cell according to claim 7, wherein first and second dielectric wall form a common wall.
9. The bit cell according to any of the preceding claims, wherein an average thickness of the first and second dielectric wall is 10 nm or less.
10. The bit cell according to any the preceding claims, wherein the semiconductor channel of each transistor is formed of a respective fin portion, nanosheet portion, or nanowire portion.
11. The bit cell according to any of the preceding claims, wherein the semiconductor channel of each transistor comprises a vertical stack of fin portions.
12. A method for forming a bit cell for a Static Random-Access Memory, SRAM, comprising forming, on a semiconductor substrate:
 

a first pair of complementary transistors including a first pull-up transistor and a first pull-down transistor;  
   a second pair of complementary transistors including a second pull-up transistor and a second pull-down transistor;  
   a first pass-gate transistor; and  
   a second pass-gate transistor;  
   wherein each transistor comprises a semiconductor channel extending between respective source and drain regions along a respective horizontal channel track;  
   wherein forming the first pair of complementary transistors comprises forming a first inverter gate electrode at the respective semiconductor channel of the first pair of complementary transistors;

sistors, thereby providing a common gate electrode for the first pair of complementary transistors;  
 wherein forming the second pair of complementary transistors comprises forming a second inverter gate electrode at the respective semiconductor channel of the second pair of complementary transistors, thereby providing a common gate electrode for the second pair of complementary transistors; 5  
 wherein forming the first and second pass-gate transistor comprises forming a first pass-gate electrode forming a gate of the first pass-gate transistor, aligned with the first inverter gate electrode, and forming a second pass-gate electrode forming a gate of the second pass-gate transistor, aligned with the second inverter gate electrode; 10  
 wherein the method further comprises:  
 20  
 forming a trench separating the first pass gate electrode from the first inverter gate electrode and filling the trench with a dielectric material, thereby forming a first dielectric wall separating the first pass gate and the first inverter gate electrode; 25  
 forming a trench separating the second pass gate electrode from the second inverter gate electrode and filling the trench with a dielectric material, thereby forming a second dielectric wall separating the second pass gate and the second inverter gate electrode.

13. The method according to claim 12, wherein the semiconductor channel of each transistor is formed in a respective fin structure (501-504) extending along the horizontal channel tracks. 35  
 14. The method according to claim 13, wherein the trenches are formed between spacers (180) arranged on opposite side surfaces of the fin structures. 40

45

50

55






Fig. 1





*Fig. 3a*




Fig. 3b




Fig. 4a




Fig. 4b




Fig. 4c




Fig. 5a




Fig. 5b




Fig. 6a




Fig. 6b





Fig. 6c



*Fig. 7a*




Fig. 7b






Fig. 7c



*Fig. 7d*



*Fig. 7e*



## EUROPEAN SEARCH REPORT

Application Number

EP 22 17 9212

5

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
10	<p><b>X</b> US 2016/133632 A1 (PARK HONG-BAE [KR] ET AL) 12 May 2016 (2016-05-12)</p> <p><b>A</b> * paragraphs [0111] – [0117], [0135] – [0161], [0174] – [0212]; figures 3A, 6, 8, 10A–25 *</p> <p>-----</p> <p><b>X</b> US 10 832 916 B1 (XIE RUILONG [US] ET AL) 10 November 2020 (2020-11-10)</p> <p><b>A</b> * column 5, line 1 – line 38; figure 2 * * column 6, line 19 – line 65; figure 3A * * column 7, line 18 – column 10, line 19; figures 3B–14 *</p> <p>-----</p> <p><b>X</b> US 2022/102362 A1 (CHANEMOUGAME DANIEL [US] ET AL) 31 March 2022 (2022-03-31)</p> <p><b>A</b> * paragraphs [0038] – [0043], [0049] – [0084]; figures 1A–1D, 2, 3A, 4A–15B *</p> <p>-----</p>	1, 2, 9, 10, 12, 14 3–8, 11, 13	INV. H01L27/11 H01L27/02 H01L29/775
15			
20			
25			
30			
35			
40			
45			
50	<p>1 The present search report has been drawn up for all claims</p>		
55	<p>1</p> <p>Place of search</p> <p>Munich</p> <p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p>	<p>1 Date of completion of the search</p> <p>30 November 2022</p> <p>Examiner</p> <p>Mosig, Karsten</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>	

ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.

EP 22 17 9212

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-11-2022

10	Patent document cited in search report	Publication date	Patent family member(s)		Publication date
15	US 2016133632 A1	12-05-2016	KR	20160056693 A	20-05-2016
			US	2016133632 A1	12-05-2016
			US	2017040328 A1	09-02-2017
			US	2018277547 A1	27-09-2018
20	US 10832916 B1	10-11-2020	CN	114097093 A	25-02-2022
			DE	112020002838 T5	24-02-2022
			GB	2600316 A	27-04-2022
			JP	2022540428 A	15-09-2022
			US	10832916 B1	10-11-2020
			WO	2021009579 A1	21-01-2021
25	US 2022102362 A1	31-03-2022	US	2022102362 A1	31-03-2022
			WO	2022072033 A1	07-04-2022
30					
35					
40					
45					
50					
55					

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82