(19)

## 

## (11) **EP 4 415 503 A8**

## (12) CORRECTED EUROPEAN PATENT APPLICATION

published in accordance with Art. 153(4) EPC

(15) Correction information:

Corrected version no 1 (W1 A1) Corrections, see Bibliography INID code(s) 72

(48) Corrigendum issued on: **02.10.2024 Bulletin 2024/40** 

(43) Date of publication: 14.08.2024 Bulletin 2024/33

(21) Application number: 22955939.8

(22) Date of filing: 22.08.2022

(51) International Patent Classification (IPC): H10K 59/12 (2023.01)

(52) Cooperative Patent Classification (CPC): H10K 59/12; H10K 59/131

(86) International application number: **PCT/CN2022/113940** 

(87) International publication number: WO 2024/040389 (29.02.2024 Gazette 2024/09)

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

**Designated Extension States:** 

**BA ME** 

**Designated Validation States:** 

KH MA MD TN

(71) Applicants:

 BOE Technology Group Co., Ltd. Chaoyang District, Beijing 100015 (CN)  Chengdu BOE Optoelectronics Technology Co., Ltd.
Chengdu, Sichuan 611731 (CN)

(72) Inventors:

 CUI, Hongda Beijing 100176 (CN)


 WANG, Qiwei Beijing 100176 (CN)

08037 Barcelona (ES)

(74) Representative: Durán-Corretjer, S.L.P. Còrsega, 329 (Paseo de Gracia/Diagonal)

## (54) DISPLAY PANEL AND DISPLAY APPARATUS

A display panel (1) and a display apparatus. The display panel (1) comprises: A display region (100), the display region (100) comprising: a light-transmitting display area (10) and a conventional display area located at at-least one side of the light-transmitting display area (10), the conventional display area comprising a first region (100A), a second region (100B) and a third region (100C); at least one circuit unit of the first region (100A) of the conventional display area being connected to a light-emitting device (L) in the light-transmitting display area (10); at least one circuit unit of the third region (100C) of the conventional display area comprising a data connection line (70); a second high-voltage power supply line comprising: a first high-voltage power supply sub-line (VLB1) and a second high-voltage power supply sub-line (VLB2) connected to one another; the second high-voltage power supply sub-line (VLB2) being located on the side of the first high-voltage power supply sub-line (VLB1) away from a substrate (101); a first high-voltage power supply line (VLA) being disposed in the same layer as the second high-voltage power supply sub-line (VLB2), and a third high-voltage power supply line (VLC) being disposed in the same layer as the first high-voltage power supply sub-line (VLB1).



P 4 415 503 A8