# (11) **EP 4 478 837 A1**

(12)

### **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

18.12.2024 Bulletin 2024/51

(21) Application number: 23178865.4

(22) Date of filing: 13.06.2023

(51) International Patent Classification (IPC): H05B 45/36<sup>(2020.01)</sup> G08B 17/107<sup>(2006.01)</sup>

H05B 45/50 (2022.01) H05B 45/37 (2020.01)

(52) Cooperative Patent Classification (CPC):

H05B 45/37; G08B 17/107; H05B 45/50

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR

**Designated Extension States:** 

BA

**Designated Validation States:** 

KH MA MD TN

(71) Applicant: Siemens Schweiz AG

8047 Zürich (CH)

(72) Inventors:

Xie, Xavier
 92400 Courbevoie (FR)

 Clerivet, Pierre 78280 Guyancourt (FR)

(74) Representative: Siemens Patent Attorneys

Postfach 22 16 34 80506 München (DE)

### (54) SYSTEM AND METHOD FOR SUPPRESSING AN LED CURRENT PEAK

- (57) The present invention concerns a method and an electrical arrangement (100) for driving an LED (101), said electrical arrangement (100) comprising:
- said LED (101);
- a switch S (102) connected in series to the LED (101) and configured for controlling a duration of activation of said LED, wherein said switch (102) comprises two states, namely an "ON" state for switching on the LED (101) and an "OFF" state for switching OFF said LED (101);
- a transistor (103);

- an operational amplifier (hereafter "OPA") (104) connected in series to the transistor (103) for controlling a current intensity passing through said LED (101); the electrical arrangement (100) according to the invention further comprising a secondary electrical arrangement (110) configured for controlling a voltage difference between said positive terminal and said negative terminal in function of said states of the switch S (102) in order to suppress a current peak when turning ON said LED (101).




FIG 2

20

#### Description

**[0001]** The present invention falls within the field of fire detection systems (hereafter "FDS"), and concerns in particular smoke detectors.

[0002] Typically, an optical smoke detector comprises an optical detection chamber equipped with a Light-Emitting Diode (hereafter "LED") and a photoelectric detector positioned in said chamber so as not to receive any direct light from the LED. Indeed, the principle of operation of the optical detector is based on the scattering of the LED light by smoke particles present in said chamber. For example, in case of fire, smoke particles will enter the optical chamber through openings in the walls of the chamber. The light beam emitted by the LED is then configured to interact with these smoke particles so as to diffuse into the optical chamber. The photoelectric detector is configured and positioned to capture at least a portion of this scattered or diffused light, wherein a detection of such scattered light triggers an alarm within the smoke detector or within a fire detection system equipped with said smoke detector.

**[0003]** One problematic with respect to smoke detectors is related to the aging of the LED. Indeed, with time, the intensity of the light emitted by the LED decreases, which means that the intensity of the scattered light reaching the photoelectric detector will also decrease, falling for instance below an intensity threshold configured for triggering said alarm. This decrease of the intensity of light emitted by the LED is difficult to predict. To avoid any problem related to the aging of the LED, a usual solution consists in replacing periodically the detectors. However, such a solution is not adequate, since it often happens that the LED of the replaced smoke detector is still working perfectly.

[0004] This aging of the LED results notably from the current pulse that is used for powering the smoke detector. The pulsed current provides on one side the advantage of decreasing the energy consumed by the smoke detector, but on the other side, it creates an LED peak current that might be too high (i.e. out of an LED specified range) and uncontrolled with respect to the LED working characteristics. To better illustrate this problematic, a known in the art LED driver circuit 10 configured for controlling an LED 101 is presented in Fig. 1. A width of said current pulse is controlled by switching between states ON and OFF of a switch 102, wherein the state ON of said switch 102 is configured for connecting in series a cathode of the LED 101 to a drain terminal of a NMOS 13, while the state OFF is configured for disconnecting said LED cathode from said drain terminal, a change from the state OFF to the state ON of said switch 102 being controlled by a pulse width control signal (hereafter "PWCS"). The anode of the LED 101 is typically connected to a supply voltage terminal at supply voltage  $V_{\rm cc}$ . The NMOS 13 is further connected to a first terminal of a first resistance R1 via its source terminal, and, via its gate terminal, to an output terminal of an operational amplifier (hereafter "OPA") 104 which thus controls the gain voltage of the NMOS 13. A current value of said current pulse is then controlled by a voltage signal  $V_{in}$  provided by a digital to analog converter (DAC - not shown) to a positive terminal of the OPA 104, while its negative terminal is connected to said first terminal of the first resistance R1, the other (i.e. second) terminal of said first resistance R1 being typically connected to the ground. The pulse width is usually small (a typical pulse duration (i.e. LED turn-on time)  $T_p \leq 100 \, \mu s$ ). In particular, the DAC converting and stabilizing time is sometimes non-negligeable with respect to the pulse duration, or even greater than the latter, which may impact the correct working of the LED.

[0005] When the switch is in the OFF state, the voltage signal Vin feeds the OPA positive terminal, while its negative terminal is pulled down to the ground. In such a case, the OPA 104 is in a saturated state with an output voltage  $V_s$  up to  $V_{cc}$  (which is, in the example of Fig. 1, taken as the supply voltage of the OPA) at its output terminal and the NMOS 13 works then as a switch ON. [0006] When the PWCS changes the state of the switch 102 from the state OFF to the state ON, it generates a current peak which passes through the LED 101. This is notably due to the time required by the OPA 104 to pass from its saturated state at V<sub>cc</sub> to a "desaturated state" wherein  $V_s$  is effectively controlled by  $V_{\rm in}$ . The current passing through the LED, notably its peak value and its duration, when switching the switch 102 from its OFF state to its ON state, is not controlled and usually higher than current working ranges defined for the LED. This is one of the main causes of aging (or early aging) of said LED in optical smoke detectors.

**[0007]** It is an objective of the present invention to provide a solution to the previously described LED aging. **[0008]** This objective is achieved according to the present invention by a method and an electrical arrangement for driving an LED of a smoke detector according to the object of the independent claims. Dependent claims present further advantages of the invention.

**[0009]** As explained hereafter, the electrical arrangement and the method according to the invention enable to drive the LED, i.e. to regulate the power to the LED, in a manner free of said current peak that resulted in the early aging of the LED.

**[0010]** The present invention concerns thus an electrical arrangement for driving an LED, e.g. of an optical smoke detector, said electrical arrangement comprising:

50 - said LED;

 a switch S, for instance connected in series to the LED, configured for controlling a duration of activation of said LED. Typically, said switch S is configured for connecting said LED to a current path or disconnecting said LED from said current path between a supply voltage Vcc and a reference voltage V<sub>0</sub><sup>ref</sup> with V<sub>0</sub><sup>ref</sup> < Vcc. Said switch S comprises two states, namely an "ON" state for switching on the LED

45

20

35

45

(LED activated) and an "OFF" state for switching OFF said LED (LED deactivated). According to the present invention, the change of state of the switch S is preferentially controlled by the PWCS. The latter is for instance sent by a microcontroller or a pulse generator or any appropriate electronic device comprised within the electrical arrangement according to the invention and capable of generating and sending to said switch S a pulsed signal configured for switching ON and OFF the switch S, said pulsed signal comprising preferentially rectangular pulses of width typically smaller or equal to 100 µs. Said switch can be any known in the art electrical component capable of connecting (switch ON) or disconnecting (switch OFF) a conducting path between two terminals, wherein the change between the states ON and OFF of said switch is configured for being controlled by said PWCS. It can be an electromechanical switch, or an electronic switch, etc.;

- a transistor comprising a first terminal, a second terminal, and a third terminal. Preferentially, the second terminal is connected in series to the LED. Said transistor is for instance a MOSFET, or a bipolar junction transistor (e.g. a NPN or PNP), or a JFET. Preferentially, said transistor is a MOSFET and the first terminal is a source terminal of said MOSFET, the second terminal is a drain terminal of said MOS-FET, and the third terminal is a gate terminal of said MOSFET:
- an operational amplifier (hereafter "OPA") comprising a positive terminal, a negative terminal, and an output terminal connected in series to the third terminal of the transistor for controlling, via said transistor, a current intensity passing through said LED.

**[0011]** According to the present invention, said electrical arrangement further comprises a secondary electrical arrangement configured for controlling a voltage difference between said positive terminal and said negative terminal in function of said states of the switch S in order to generate a current null between said first terminal and said second terminal before and preferentially at least until, any switching ON of the LED.

**[0012]** In particular, said control of the voltage difference is configured for generating, at the output terminal of the OPA, in other words, at said third terminal of the transistor, an input voltage  $V_3$  (we have  $V_3 = V_S$  with  $V_S$  being the output voltage at said output terminal of the OPA) configured for generating said current null (i.e. 0A) between said first terminal and said second terminal (i.e. no flow of current between said first terminal and said second terminal), at least as long as said switch S is in its OFF state, and wherein at the same time as, or at a time  $T_0$ 1 after, the switch S changes its state from OFF to ON, said secondary electrical arrangement is configured for generating, at said third terminal, an input voltage  $V_3$ ' configured for generating a non-zero current between said first terminal and said second terminal (current being

therefore allowed to flow between said first terminal and said second terminal) in order to feed the LED at least until the switch S switches back from its ON state to its OFF state, wherein at the same time as, or at a time  $T_02$  after, the switch S switches back its state from the ON state to the OFF state, said secondary electrical arrangement is configured for generating, at said third terminal, an input voltage  $V_3$ " configured for generating again said current null between said first terminal and said second terminal, with  $T_01$  and  $T_02$  being both smaller than respectively the time T1 during which the switch S is in its ON state and the time T2 during which the switch S is in its OFF state, and preferentially,  $V_3 = V_3$ ".

[0013] The present invention concerns also a method for driving an LED of an optical smoke detector by means of said electrical arrangement comprising the LED, the switch S, the transistor, the OPA, and said secondary electrical arrangement, said method comprising controlling, by means of said secondary electrical arrangement, a voltage difference between said positive terminal and said negative terminal of the OPA in function of said states of the switch S in order to generate a current null between said first terminal and said second terminal before and preferentially at least until, any switching ON of the LED. In particular, said controlling of the voltage difference comprises successively:

- generating, at said third terminal, a third terminal input voltage V<sub>3</sub> configured for generating a current null (0A) between said first terminal and said second terminal at least as long as said switch S is in its OFF state;
- at the same time as, or at a time T\_O1 after, the switch S changes its state from OFF to ON, generating, by means of said secondary electrical arrangement and at said third terminal, a third terminal input voltage V<sub>3</sub>' configured for generating a non-zero current between said first terminal and said second terminal in order to feed the LED at least until the switch S switches back from its ON state to its OFF state:
- at the same time as, or at a time T\_O2 after, the switch S switches back its state from the ON state to the OFF state, generating, by means of said secondary electrical arrangement, a third terminal input voltage V<sub>3</sub>" configured for generating again said current null

between said first terminal and said second terminal; wherein T\_01 and T\_02 are both smaller than respectively the time T1 during which the switch S is in its ON state and the time T2 during which the switch S is in its OFF state.

[0014] Preferentially, the secondary electrical arrangement is configured for connecting a first supply voltage terminal T\_V<sub>in</sub> to said positive terminal and a second supply voltage terminal T\_V<sub>ref</sub> to the negative terminal and to said first terminal of the transistor. Further, accord-

15

20

40

45

50

ing to a preferred embodiment, the secondary electrical arrangement comprises a secondary switch NS that can switch between an activated state (ON state) and a deactivated state (OFF state), and said control of the voltage difference between said positive terminal and said negative terminal in function of said states of the switch is realized by means of said secondary switch NS, wherein in particular each change of state of the switch S triggers a change of state of the switch NS. Preferentially, the electrical arrangement according to the invention is configured for putting the secondary switch NS in its ON state at least as long as said switch S is in its OFF state, and wherein at the same time as, or at the time T O1 after, the switch S changes its state from OFF to ON, said secondary switch is configured for changing its state from ON to OFF, remaining in its OFF state at least until the switch S switches back from its ON state to its OFF state, and wherein at the same time as, or at the time T\_O2 after, the switch S switches back its state from the ON state to the OFF state, said secondary switch NS is configured for switching its state from the ON state back to the OFF state. Preferentially, said PWCS is configured for also controlling the change of state of the secondary switch NS. In such a case, only the PWCS is effectively generated by the electrical arrangement according to the invention, and used on one hand for controlling the state of the switch S, and, on the other hand, as input to a tertiary electrical arrangement configured for outputting, from said PWCS received as input, an output signal configured for controlling the secondary switch NS. For instance, said tertiary electrical arrangement comprises an inverter, wherein said PWCS passes through said inverter before reaching the secondary switch NS. Alternatively, another PWCS is generated by the electrical arrangement according to the invention and configured for controlling said change of state of the secondary switch NS. Preferentially, the PWCS and said another PWCS are generated and sent by the same electronic device that is capable of generating pulsed signals, e.g. by the same microcontroller or pulse generator of the electrical arrangement according to the invention.

**[0015]** For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like numbers designate like objects, and in which:

Figure 1 schematically illustrates an electrical arrangement for driving an LED according to prior techniques;

Figure 2 schematically illustrates a preferred embodiment of an electrical arrangement for driving an LED according to the invention;

Figure 3 schematically illustrates a flowchart describing a preferred embodiment of a method according to the invention;

Figures 4 schematically illustrate a phase delay between the switch S and the secondary switch NS;

Figures 5 schematically illustrate a first preferred embodiment of a secondary electrical arrangement according to the invention;

Figure 6 schematically illustrates a second preferred embodiment of a secondary electrical arrangement according to the invention.

Figure 7 schematically illustrates a third preferred embodiment of a secondary electrical arrangement according to the invention.

Figure 8 schematically illustrates a fourth preferred embodiment of a secondary electrical arrangement according to the invention.

FIGURES 1 through 8, discussed below, and the various embodiments used to describe the principles of the present disclosure in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the disclosure. Those skilled in the art will understand that the principles of the present disclosure may be implemented in any suitably arranged electrical circuit comprising the essential features of the invention. The numerous innovative teachings of the present application will be described with reference to exemplary non-limiting embodiments.

[0016] As mentioned in the introduction to the present invention, Figure 1 describes an electrical arrangement 10 for driving an LED 101 according to a prior art technique. One technical problem with respect to the electrical arrangement illustrated in Fig. 1 is a current peak generated when turning on the LED 101. Figure 2 illustrates a preferred embodiment of an electrical arrangement 100 for driving an LED 101 according to the invention. The electrical arrangement 100 of Figure 2 solves the above-mentioned problem. Compared to Fig. 1, the electrical arrangement 100 additionally comprises a secondary electrical arrangement 110 configured for controlling a voltage difference between the positive terminal and the negative terminal of the OPA 104 in function of the states, ON, OFF, of a switch S 102. Through this control, the electrical arrangement 100 according to the invention is able to suppress said current peak.

**[0017]** More precisely, the electrical arrangement 100 according to the invention comprises at least:

- said LED 101;
- the switch S 102;
- <sup>55</sup> a transistor 103;
  - the OPA 104; and
  - said secondary electrical arrangement 110.

**[0018]** The switch S 102 is connected to the LED 101 for controlling a duration of activation of the latter. As known in the art, when the switch S is in its ON state, the LED is turned ON and emits light. When the switch is in its OFF state, the LED is turned OFF and does not emit light. The state of the switch S is preferentially controlled by the PWCS. As shown in Fig. 2, as well in Fig. 5-8, the switch S is connected to the cathode of the LED 102. However, the skilled person will understand that it might be as well connected to the anode of the LED 102 instead to the cathode

[0019] The transistor 103 according to the invention might be any known in the art transistor capable of controlling a flow of current configured for feeding the circuit comprising the LED 101 and the switch S 102, so that said circuit be fed by a current capable of powering the LED during a first period of time, said current being cut off during a second period of time, the successive alternation of said first and second period of times giving rise thus to a periodic feeding of said current to said circuit comprising the LED and the switch S, that is made, as we will explained afterwards, in function the state of the switch S in order to prevent said current peak at the origin of the LED aging. Said transistor 103 comprises notably a first terminal, a second terminal, and a third terminal, wherein the third terminal is configured for being connected to an output terminal 105 of the OPA 104 that is configured for providing a voltage V<sub>S</sub> to said third terminal, wherein the second terminal is configured for being connected to said circuit comprising the LED and the switch S connected in series, and the first terminal is preferentially connected to a first resistance R1. In the examples of Fig. 5 and 6, said transistor 103 is a NMOS 13 as in Fig. 1, while in Fig. 7 and 8, said transistor is a PMOS 14. As already pointed out, other types of transistors might of course be used.

[0020] The LED 101, the switch S 102, the transistor 103, and preferentially said first resistance R1 are connected in series between a supply voltage terminal T\_Vcc 106 at supply voltage Vcc and a reference voltage terminal T\_V $_0^{\rm ref}$  107 at voltage V $_0^{\rm ref}$  with V $_0^{\rm ref}$  < Vcc. As shown in Fig. 5-8, the order according to which said LED, switch S, transistor, and preferentially or optionally first resistance R1 are connected in series depends notably on the type of transistor 103 that is used within the electrical arrangement 100 according to the invention.

**[0021]** The OPA 104 is configured for outputting a voltage  $V_S$  at its output terminal 105, wherein said voltage  $V_S$  is controlled by the secondary electrical arrangement 110 according to the invention. As known in the art, the OPA 104 comprises a first OPA power supply terminal powered by a voltage  $V_1^{OPA}$  and a second OPA power supply terminal powered by a voltage  $V_2^{OPA}$ , with  $V_1^{OPA} > V_2^{OPA}$ . Preferentially, the second OPA power supply terminal is connected to the ground, and/or, the first OPA power supply terminal is connected to the supply voltage terminal T\_Vcc at supply voltage Vcc, as shown in Fig. 1. **[0022]** The secondary electrical arrangement 110 is

configured for connecting a first supply voltage terminal T V in 111 of said electrical arrangement to said positive terminal of the OPA 104, and a second supply voltage terminal T Vref 112 of the electrical arrangement 100 to the negative terminal of said OPA and as well, and preferentially, to said first terminal of the transistor 103. The secondary electrical arrangement 110 further comprises preferentially a secondary switch NS 113 configured for working essentially in "phase opposition" with the switch S 102. Said phase opposition is illustrated by Figure 4 and will be described hereafter in more detail. The control of said secondary switch NS 113 by the electrical arrangement according to the invention is configured for ensuring that the OPA 104 delivers an output voltage Vs at its output terminal 105 that makes the transistor 103 generating a current null between its first and second terminals until the LED will be turned ON. This ensures that no current peak is created when turning on the LED. Said control of the switch NS 113 is realized by means of said PWCS or another PWCS that is correlated to the PWCS or defined in function of the latter.

[0023] Figure 4 shows a comparison between the states ON and OFF of the switch S 102 and the switch NS 113 in function of the time. As it can been seen from the graphic, the switches S and NS work essentially in opposition phase, that is each time the switch S passes from the state ON to the state OFF, the switch NS passes from the state OFF to the state ON. This change of state for both switches can be done at the same time or with a delay as illustrated in Fig. 4. Indeed, and preferentially, the switch S and NS are controlled by the electrical arrangement 100 according to the invention so that when the switch S passes from the state OFF to the state ON at a given time T1, then the switch NS passes from the state ON to the state OFF at a time T1 + T 01. And similarly, when the switch S passes from the state ON to the state OFF at a time T2, then the switch NS passes from the state OFF to the state ON at a time T2 + T 02. Preferentially, T 01 = T 02. In other words, the times T ON and T OFF during which the switch S is respectively in its ON state and OFF state are respectively equal to the times T<sub>OFF</sub> and T<sub>ON</sub> during which the switch NS is respectively in its OFF state and ON state. As illustrated in Fig. 4, T 01 and T 02 are both smaller than respectively the time T ON during which the switch S 102 "ON" and the time T\_OFF during which the switch S 102 "OFF".

[0024] The concept described above might be generalized to a transistor 103 driving not only one LED 101 as shown in Fig. 2, but driving one or several additional LEDs mounted in parallel with LED 101 of Fig. 2. In other words, the transistor 103 would be connected to a set of LEDs mounted in parallel, wherein each LED of said set is connected to a respective switch configured for switching ON and OFF the concerned LED. In such a case, the electrical arrangement according to the invention is configured for successively switching ON for a given period of time each LED of said set, so that only one LED is switched ON at a time. In order to implement said suc-

cessive activation of the LEDs, a microcontroller may generate for each switch in charge of the activation/deactivation of one of the LEDs of the set a PWCS that will activate temporarily "its" LED, wherein the periods of activation of the LEDs are shifted with respect to one another to ensure an activation of a single LED of the set at a time. The secondary electrical arrangement is then configured for controlling the secondary switch NS in function of the PWCS generated for the respective switches of the LEDs so that a current null be generated between the first and second terminal of the transistor 103 before any switching ON of a LED of said set, letting only current pass between said first and second terminal at the same time as, or at said time T 01 after, the switch of the concerned LED (i.e. configured for activating the concerned LED) be turned ON, as already illustrated in Fig. 4, whose concept applies here mutatis mutandis.

[0025] The method according to the invention will be now explained in connection with Fig. 3, together with Fig. 2. The description of said method enables to better understand the working principle of the electrical arrangement 100 according to the invention. In order to drive the LED 101 in a manner free of a generation of a current peak when turning ON said LED, the present method proposes to control the voltage difference between the positive terminal and the negative terminal of the OPA in function of the states of the switch 102, said control comprising the successive following steps:

At step 301, the switch S 102 is in its OFF state and the LED 101 is therefore turned OFF. At said step 301, the secondary electrical arrangement 110 is configured for generating, at the third terminal of the transistor 103, an input voltage  $V_3$  configured for making the transistor 103 generate a current null (0A) between the first terminal and the second terminal at least as long as said switch S 102 is in its OFF state. For this purpose, the secondary electrical arrangement 110 is configured for maintaining the secondary switch NS 113 in its ON state at least as long as said switch S 102 is in said OFF state.

[0026] At step 302, at the same time as, or at the time T\_O1 after, the switch S 102 changes its state from OFF to ON, the secondary electrical arrangement 110 is configured for generating, at said third terminal, an input voltage V<sub>3</sub>' configured for making the transistor 103 generate a non-zero current flowing between said first terminal and said second terminal at least until the switch S 102 switches back from its ON state to its OFF state. For this purpose, the secondary electrical arrangement is configured for automatically switching the secondary switch 113 from its ON state to its OFF state at said same time as, or at said time T O1 after, the switch S 102 changes its state from OFF to ON, and said secondary switch 113 being kept in its OFF state by the secondary electrical arrangement at least until the switch S 102 switches back from its ON state to its OFF state. Preferentially, the PWCS used for switching the state of the switch S from OFF to ON is configured for automatically switching (at said same time or with a time delay equal to T 01) the secondary switch NS from ON to OFF.

[0027] At step 303, at the same time as, or at a time T O2 after, the switch S 102 switches back its state from the ON state to the OFF state, the secondary electrical arrangement 110 is configured for generating, at said third terminal, an input voltage V<sub>3</sub>" configured for making the transistor generate again a current null between said first terminal and the second terminal. For this purpose, the secondary electrical arrangement is configured for automatically switching the secondary switch NS 113 from its OFF state to its ON state at said same time as, or at said time T O2 after, the switch S 102 changes its state from ON to OFF, said secondary switch NS 113 being kept in its ON state by the secondary electrical arrangement at least until the switch S 102 switches back again from its OFF state to its ON state, starting the loop again at step 301. Preferentially, the PWCS used for switching the state of the switch S from ON to OFF is configured for automatically switching (at said same time or with a time delay equal to T 02) the secondary switch NS from OFF to ON.

[0028] Preferred embodiments of the secondary electrical arrangement 110 of Fig. 2 will be illustrated by Fig. 5-8. In the latter, the transistor 103 is preferentially a MOSFET, wherein the first terminal is a source terminal of said MOSFET, the second terminal is a drain terminal of said MOSFET, and the third terminal is a gate terminal of said MOSFET. In particular, Figures 5 and 6 illustrate the case wherein the transistor 103 is a NMOS 13, and Figures 7 and 8 illustrate the case wherein the transistor 103 is a PMOS 14.

[0029] According to the Figures 5 and 6, the LED 101 comprises an anode connected to the supply voltage terminal T Vcc 106, a cathode connected to the drain terminal. The switch S 102 can be either connected in series between the supply voltage terminal T\_Vcc and the anode, or between the cathode and the drain terminal. The electrical arrangement 100 further comprises said first resistance R1 which is connected in series with the NMOS. Typically, said first resistance R1 comprises two resistance terminals, namely T1<sub>R1</sub> and T2<sub>R1</sub>, wherein T1<sub>R1</sub> is connected to the source terminal and wherein T2<sub>R1</sub> is connected to a reference voltage terminal T\_V<sub>0</sub><sup>ref</sup>, e.g. a ground. The secondary electrical arrangement 110 further comprises preferentially a second resistance R2 with resistance terminals T1<sub>R2</sub> and T2<sub>R2</sub>, a third resistance R3 with resistance terminals T1<sub>R3</sub> and T2<sub>R3</sub>, and a fourth resistance R4 with resistance terminals T1<sub>R4</sub> and T2<sub>R4</sub>, wherein the second supply voltage terminal T\_Vref 112 is connected to  $T2_{R3}$ , wherein  $T1_{R3}$ is connected to T2<sub>R2</sub> and to the negative terminal of the OPA 104, wherein  $T2_{R1}$  is connected to  $T1_{R1}$ , and wherein the first supply voltage terminal T\_Vin 111 is connected to T1<sub>R4</sub>, and wherein T2<sub>R4</sub> is connected to the positive terminal of the OPA 104. However, according to the electrical configuration of the secondary electrical arrangement illustrated in Fig. 6, the fourth resistance R4 might also be optional, i.e. the first supply voltage term-

inal T\_Vin 111 might be directly connected to the positive terminal of the OPA 104. The electrical arrangement 100 is configured for delivering a strictly negative input voltage at the gate terminal when, or at least until, the switch S 102 switches from its OFF state to its ON state, so that the NMOS works as a switch OFF.

**[0030]** In the preferred embodiment of Figure 5,  $T2_{R4}$  is connected, in addition to the connection to said positive terminal of the OPA, further to said secondary switch NS 113, the latter being configured for connecting,  $T2_{R4}$  to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> 108 (which might be in particular  $T_{0}^{ref}$ , for instance the ground) when it is in its ON state, and for disconnecting, when it is in its OFF state, T2<sub>R4</sub> from said reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> 108. The reference voltage terminal  $T_{\nu_1}^{ref}$  108 is configured for delivering a voltage V<sub>1</sub><sup>ref</sup> whose value ensures that the voltage difference between the positive and negative terminals of the OPA 104 results in a generation of a current null between the first and second terminals of the transistor 103, in the present case, a NMOS, when the secondary switch NS is ON. In other words, according to the preferred embodiment of Fig. 4, an offset is added on the negative terminal of the OPA 104 with resistance R2, R3, and V<sub>ref</sub>>V<sub>in</sub>. And a pull-down switch, that is said secondary switch NS, which works complementary to the switch S 102, is connected to the positive terminal of the OPA 104. When the PWCS arrives on the switch S, the positive terminal of the OPA 104 is pulled down and the negative terminal is at a voltage

 $V_{ref} \cdot \frac{R1+R2}{R1+R2+R3}$  . The NMOS 13 works then in a switch OFF state and the current peak is suppressed.

[0031] According to Fig. 6, the secondary switch NS 113 is connected to  $T1_{R3}$  and  $T2_{R3}$  in parallel with the third resistance R3 to pull up the negative terminal to Vref. In said case, we have Vref>Vin. When the PWCS reaches the switch S to turn it ON, the positive terminal of the OPA is at the voltage Vin and the negative terminal of the OPA 104 is pulled up to Vref. The NMOS 13 works then in a switch OFF state, suppressing the current peak. Alternatively, the secondary switch NS 113 might be configured for connecting  $T1_{R3}$  to a reference voltage terminal T  $V_1^{ref}$ .

[0032] According to the embodiments illustrated by Fig. 5 and 6, the voltage difference between the positive terminal and the negative terminal is kept strictly negative, e.g. at a first voltage value, at least as long as said switch S 102 is in its OFF state, and wherein at the same time as, or at said time T\_O1 after, the switch S 102 changes its state from OFF to ON, said voltage difference becomes positive and remains positive, and preferentially equal to a constant value, at least until the switch S 102 switches back from its ON state to its OFF state. Then, at the same time as, or at said time T\_O2 after, the switch S 102 switches back its state from the ON state to the OFF state, said voltage difference changes for becoming again strictly negative, and preferentially equal to

said first voltage value.

[0033] Figures 7 and 8 apply the same solution to the case of a PMOS. Indeed, in said Figures 7 and 8, the MOSFET is a PMOS 14. In this case, the LED 101 comprises an anode connected to the drain terminal of the PMOS 14, a cathode connected to a reference voltage terminal T\_V<sub>0</sub><sup>ref</sup> 107, e.g. a ground, wherein said switch S 102 is either connected in series between the reference voltage terminal  $T_{-}V_{0}^{ref}$  107 and the cathode, or between the anode and the drain terminal. The electrical arrangement 100 further comprises the first resistance R1, connected in series with the PMOS, said first resistance R1 comprising two resistance terminals, namely T1<sub>R1</sub> and T2<sub>R1</sub>, wherein T1<sub>R1</sub> is connected to the source terminal of the PMOS and wherein T2<sub>R1</sub> is connected to a supply voltage terminal T\_Vcc 106. The secondary electrical arrangement 110 comprises preferentially a second resistance R2 with resistance terminals T1<sub>R2</sub> and T2<sub>R2</sub>, a third resistance R3 with resistance terminals T1<sub>R3</sub> and T2<sub>R3</sub>, and a fourth resistance R4 with resistance terminals T1<sub>R4</sub> and T2<sub>R4</sub>, wherein the second supply voltage terminal T\_Vref 112 is connected to T2<sub>R3</sub>, wherein  $T1_{R3}$  is connected to  $T2_{R2}$  and to the negative terminal of the OPA 104, wherein  ${\rm T2}_{\rm R1}$  is connected to T1<sub>R1</sub>, and wherein the first supply voltage terminal T\_Vin 111 is connected to  $T1_{R4}$ , and wherein  $T2_{R4}$  is connected to the positive terminal. However, according to the electrical configuration of the secondary electrical arrangement illustrated in Fig. 8, the fourth resistance R4 might also be optional, i.e. the first supply voltage terminal T\_Vin 111 might be directly connected to the positive terminal of the OPA 104. According to said embodiment, the gate terminal input voltage is strictly positive when, or at least until, the switch S 102 switches from its OFF state to its ON state so that the PMOS works as a switch OFF. [0034] According to the preferred embodiment of Fig. 7, T2<sub>R4</sub> is connected, in addition to the connection to said positive terminal, further to said secondary switch NS 113, the latter being configured for connecting,  $T2_{R4}$  to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> 108 when it is in its ON state, and for disconnecting T2<sub>R4</sub> from said reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> 108 when it is in its OFF state. The reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> 108 is configured for delivering a voltage V<sub>1</sub>ref whose value ensures that the voltage difference between the positive and negative terminals of the OPA 104 results in a generation of a current null between the first and second terminals of the transistor 103, in the present case, a PMOS, when the secondary switch NS is ON. According to the alternative preferred embodiment illustrated by Fig. 8, the secondary switch 113 is connected to T1<sub>R3</sub> and T2<sub>R3</sub> in parallel with the third resistance R3. Alternatively, the secondary switch NS (113) might be configured for connecting T1<sub>R3</sub> to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup>.

**[0035]** According to the embodiments of Fig. 7 and 8, the voltage difference between the positive terminal and negative terminal is kept strictly positive, e.g. at another first voltage value, at least as long as said switch S 102 is

10

15

20

25

40

45

50

55

in its OFF state. Then, at the same time as, or at said time T\_O1 after, the switch S 102 changes its state from OFF to ON, said voltage difference becomes negative and remains negative, and preferentially equal to a constant value, at least until the switch S 102 switches back from its ON state to its OFF state, wherein at the same time as, or at said time T\_O2 after, the switch S 102 switches back its state from the ON state to the OFF state, said voltage difference changes for becoming again strictly positive, and preferentially equal to said another first voltage value.

**[0036]** The skilled person will understand that in the case of the electrical arrangements described in Fig. 5 to 8, the second resistance R2 might be optional, i.e. the described electrical arrangement 100 would also work without R2 (e.g. R2 = 0  $\Omega$ ).

[0037] In conclusion, the present invention proposes an electrical arrangement for driving an LED that comprises a secondary electrical arrangement equipped with a secondary switch NS whose working is correlated to the working of a switch S controlling the activation and deactivation of the LED, wherein said secondary switch enables to control the tension difference applied to the OPA so that any current peak is suppressed when turning ON said LED by means of said switch S.

#### **Claims**

- 1. An electrical arrangement (100) for driving an LED (101), said electrical arrangement (100) comprising:
  - said LED (101);
  - a switch S (102) connected to the LED (101) and configured for controlling a duration of activation of said LED, wherein said switch (102) comprises two states, namely an "ON" state for switching on the LED (101) and an "OFF" state for switching OFF said LED (101);
  - a transistor (103) comprising a first terminal, a second terminal, and a third terminal;
  - an operational amplifier, hereafter "OPA", (104) comprising a positive terminal, a negative terminal, and an output terminal connected in series to the third terminal of the transistor (103) for controlling a current intensity passing through said LED (101);

the electrical arrangement (100) according to the invention being further **characterized in that** it comprises:

- a secondary electrical arrangement (110) configured for controlling a voltage difference between said positive terminal and said negative terminal in function of said states of the switch S (102) in order to generate a current null between said first terminal and said second terminal be-

fore any switching ON of the LED 101.

- 2. Electrical arrangement (100) according to claim 1, wherein said secondary electrical arrangement (110) is configured for generating, at said third terminal, an input voltage V3 configured for generating said current null between said first terminal and said second terminal at least as long as said switch S (102) is in its OFF state, and wherein at the same time as, or at a time T 01 after, the switch S (102) changes its state from OFF to ON, said secondary electrical arrangement (110) is configured for generating, at said third terminal, an input voltage V<sub>3</sub>' configured for generating a non-zero current between said first terminal and said second terminal in order to feed the LED at least until the switch S (102) switches back from its ON state to its OFF state, wherein at the same time as, or at a time T\_02 after, the switch S (102) switches back its state from the ON state to the OFF state, said secondary electrical arrangement (110) is configured for generating a third terminal input voltage V<sub>3</sub>" configured for generating again said current null between said first terminal and said second terminal, with T 01 and T 02 being both smaller than respectively the time T\_ON during which the switch S (102) is in its ON state and the time T\_OFF during which the switch S (102) is in its OFF state.
- 3. Electrical arrangement (100) according to claim 1 or 2, wherein said secondary electrical arrangement is configured for connecting a first supply voltage terminal T\_V\_in (111) to said positive terminal and a second supply voltage terminal T\_Vref (112) to the negative terminal and to said first terminal of the transistor (103).
- 4. Electrical arrangement (100) according to one of the claims 1 to 3, wherein said secondary electrical arrangement (110) comprises a secondary switch NS (113), and wherein said control of the voltage difference between said positive terminal and said negative terminal in function of said states of the switch (102) is realized by means of said secondary switch NS(113), wherein each change of state of the switch S (102) triggers a change of state of the switch NS (113).
- 5. Electrical arrangement (100) according to claim 3 and 4, wherein said transistor (103) is a NMOS (13), wherein the first terminal is a source terminal of said NMOS, the second terminal is a drain terminal of said NMOS, and the third terminal is a gate terminal of said NMOS, and wherein the LED (101) comprises an anode connected to a supply voltage terminal T\_Vcc (106), a cathode connected to the drain terminal, wherein said switch S (102) is either connected in series between the supply voltage terminal T\_Vcc

15

20

25

35

45

(106) and the anode, or between the cathode and the drain terminal, wherein said electrical arrangement (100) further comprises a first resistance R1 comprising two resistance terminals, namely T1<sub>R1</sub> and T2<sub>R1</sub>, wherein T1<sub>R1</sub> is connected to the source terminal and wherein T2<sub>R1</sub> is connected to a reference voltage terminal T\_V<sub>0</sub><sup>ref</sup> (107), and wherein the secondary electrical arrangement (110) comprises a second resistance R2 with resistance terminals  $T1_{R2}$  and  $T2_{R2}$ , a third resistance R3 with resistance terminals  $T1_{R3}$  and  $T2_{R3}$ , and a fourth resistance R4 with resistance terminals T1<sub>R4</sub> and T2<sub>R4</sub>, wherein the second supply voltage terminal T Vref (112) is connected to  $T2_{R3}$ , wherein  $T1_{R3}$  is connected to  $T2_{R2}$  and to the negative terminal, wherein  $T2_{R1}$  is connected to T1<sub>R1</sub>, and wherein the first supply voltage terminal T\_Vin (111) is connected to T1<sub>R4</sub>, and wherein T2<sub>R4</sub> is connected to the positive term-

- 6. Electrical arrangement (100) according to claim 5, wherein T2<sub>R4</sub> is connected to said secondary switch NS (113), the latter being configured for connecting T2<sub>R4</sub> to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> (108) when it is in its ON state, and for disconnecting, when it is in its OFF state, T2<sub>R4</sub> from said reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> (107).
- 7. Electrical arrangement (100) according to claim 5, wherein said secondary switch NS (113) is connected to T1<sub>R3</sub> and T2<sub>R3</sub> in parallel with the third resistance R3, or wherein said secondary switch NS (113) is configured for connecting T1<sub>R3</sub> to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup>.
- Electrical arrangement (100) according to one of the claims 5 to 7, configured for keeping said voltage difference between the positive terminal and negative terminal strictly negative at least as long as said switch S (102) is in its OFF state, and wherein at the same time as, or at said time T\_O1 after, the switch S (102) changes its state from OFF to ON, said electrical arrangement (100) is configured for making said voltage difference becoming positive and remaining positive at least until the switch S (102) switches back from its ON state to its OFF state, wherein at the same time as, or at said time T O2 after, the switch S (102) switches back its state from the ON state to the OFF state, said electrical arrangement (100) is configured for changing said voltage difference to make it again strictly negative.
- 9. Electrical arrangement (100) according to claims 3 and 4, wherein said transistor (103) is a PMOS (14), wherein the first terminal is a source terminal of said PMOS, the second terminal is a drain terminal of said PMOS, and the third terminal is a gate terminal of said PMOS, the LED (101) comprising an anode

connected to the drain terminal, a cathode connected to a reference voltage terminal T Voref (107), wherein said switch S (102) is either connected in series between the reference voltage terminal T  $V_0^{\text{ref}}$  (107) and the cathode, or between the anode and the drain terminal, wherein said electrical arrangement (100) further comprises a first resistance R1 comprising two resistance terminals, namely  $\mathrm{T1}_{\mathrm{R1}}$  and  $\mathrm{T2}_{\mathrm{R1}}$ , wherein  $\mathrm{T1}_{\mathrm{R1}}$  is connected to the source terminal and wherein T2R1 is connected to a supply voltage terminal T\_Vcc (106), and wherein the secondary electrical arrangement (110) comprises a second resistance R2 with resistance terminals  $T1_{R2}$  and  $T2_{R2}$ , a third resistance R3 with resistance terminals T1<sub>R3</sub> and T2<sub>R3</sub>, and a fourth resistance R4 with resistance terminals T1<sub>R4</sub> and T2<sub>R4</sub>, wherein the second supply voltage terminal T\_Vref is connected to  $T2_{R3}$ , wherein  $T1_{R3}$ is connected to T2<sub>R2</sub> and to the negative terminal, wherein  $T2_{R1}$  is connected to  $T1_{R1}$ , and wherein the first supply voltage terminal  $T_V in (111)$  is connected to T1<sub>R4</sub>, and wherein T2<sub>R4</sub> is connected to the positive terminal of the OPA (104).

- 10. Electrical arrangement (100) according to claim 9, wherein T2<sub>R4</sub> is connected to said secondary switch NS (113), the latter being configured for connecting T2<sub>R4</sub> to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> (108) when it is in its ON state, and for disconnecting T2<sub>R4</sub> from said reference voltage terminal T\_V<sub>1</sub><sup>ref</sup> (108) when it is in its OFF state.
  - 11. Electrical arrangement (100) according to claim 9, wherein said secondary switch NS (113) is connected to T1<sub>R3</sub> and T2<sub>R3</sub> in parallel with the third resistance R3, or wherein said secondary switch NS (113) is configured for connecting T1<sub>R3</sub> to a reference voltage terminal T\_V<sub>1</sub><sup>ref</sup>.
  - 12. Electrical arrangement (100) according to one of the claims 9 to 11, configured for keeping said voltage difference between the positive terminal and negative terminal strictly positive at least as long as said switch S (102) is in its OFF state, and wherein at the same time as, or at said time T O1 after, the switch S (102) changes its state from OFF to ON, said electrical arrangement (100) is configured for making said voltage difference becoming negative and remaining negative at least until the switch S (102) switches back from its ON state to its OFF state, wherein at the same time as, or at said time T O2 after, the switch S (102) switches back its state from the ON state to the OFF state, said electrical arrangement (100) is configured for changing said voltage difference to make it again strictly positive.
  - **13.** A method for driving an LED (101) of an optical smoke detector by means of an electrical arrange-

55

15

20

25

ment (100), said electrical arrangement comprising:

- said LED (101);
- a switch S (102) connected in series to the LED (101) and configured for controlling a duration of activation of said LED, wherein said switch (102) comprises two states, namely an "ON" state for switching on the LED (101) and an "OFF" state for switching OFF said LED (101);
- a transistor (103) comprising a first terminal, a second terminal, and a third terminal;
- an operational amplifier, hereafter "OPA", (104) comprising a positive terminal, a negative terminal, and an output terminal connected in series to the third terminal of the transistor (103) for controlling a current intensity passing through said LED (101);

said method comprising the following steps:

- controlling, by means of a secondary electrical arrangement (110) of said electrical arrangement (100), a voltage difference between said positive terminal and said negative terminal in function of said states of the switch S (102) in order to generate a current null between said first terminal and said second terminal before any switching ON of the LED 101.
- **14.** The method according to claim 13, wherein said controlling comprises successively the following steps:
  - -generating (301), at said third terminal, an input voltage  $V_3$  configured for generating a current null between said first terminal and said second terminal at least as long as said switch S (102) is in its OFF state;
  - at the same time as, or at a time T O1 after, the switch S (102) changes its state from OFF to ON, generating (302), by means of said secondary electrical arrangement (110) and at said third terminal, an input voltage V<sub>3</sub>' configured for generating a non-zero current between said first terminal and said second terminal in order to feed the LED at least until the switch S (102) switches back from its ON state to its OFF state; - at the same time as, or at a time T O2 after, the switch S (102) switches back its state from the ON state to the OFF state, generating (303), by means of said secondary electrical arrangement (110), an input voltage V<sub>3</sub>" configured for generating again said current null between said first terminal and said second terminal:

wherein T\_01 and T\_02 are both smaller than respectively the time T\_ON during which the switch S (102) is in its ON state and the time T\_OFF during

which the switch S (102) is in its OFF state.

- 15. The method according to claim 13 or 14, wherein the secondary electrical arrangement (110) comprises a secondary switch NS (113), and wherein said controlling of the voltage difference between said positive terminal and said negative terminal in function of said states of the switch (102) comprises:
  - keeping said secondary switch NS (113) in its ON state at least as long as said switch S (102) is in its OFF state;
  - at the same time as, or at the time T\_O1 after, the switch S (102) changes its state from OFF to ON, changing the state of said secondary switch NS (113) from its ON state to its OFF state, and keeping said secondary switch NS (113) in its OFF state at least until the switch S (102) switches back from its ON state to its OFF state; and
  - at the same time as, or at the time T\_O2 after, the switch S (102) switches back its state from the ON state to the OFF state, switching the state of said secondary switch NS (113) from its ON state back to its OFF state.

55

45





FIG 1






FIG 3






FIG 4








FIG 7




FIG 8



### **EUROPEAN SEARCH REPORT**

**Application Number** 

EP 23 17 8865

		DOCUMENTS CONSIDE	ERED TO BE	RELEV	ANT			
10	Category	Citation of document with in of relevant passa		oropriate,		Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)	
10	x	CN 112 333 883 A (W) 5 February 2021 (203 * paragraph [0027] figures 5-7 *	21-02-05)		1	- <b>4</b> , 3-15	INV. H05B45/36 G08B17/107 H05B45/50 H05B45/37	
15	A	CN 206 640 829 U (SI SEMICONDUCTOR CO LT 14 November 2017 (20 * paragraph [0042]	D) 017-11-14)	[0044]		-15	100210,01	
20		figure 12 *						
25								
30							TECHNICAL FIELDS SEARCHED (IPC)	
35							G08B	
40								
45								
50	2	The present search report has b	peen drawn up for a	II claims				
		Place of search	Date of completion of the search			Examiner		
	P040	Munich	31 0	ctober	2023	Bea	ugrand, Francois	
55	X: par X: par Y: par doc A: tecl O: O: nor	ATEGORY OF CITED DOCUMENTS ticularly relevant if taken alone ticularly relevant if combined with anothument of the same category anological background newritten disclosure rmediate document	ner	E : earliei after tl D : docur L : docum	r patent documne filing date nent cited in the nent cited for other of the same	underlying the invention unent, but published on, or the application r other reasons me patent family, corresponding		

# EP 4 478 837 A1

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 23 17 8865

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

31-10-2023

	Patent docu cited in search	iment h report	Publ d	ication ate	F	Patent family member(s)	F	Publication date
	CN 112333	3883 A	05-0	2-2021	NONE			
	CN 206640	)829 U	14-1	1-2017	NONE			
0								
For more								