(11) **EP 4 517 413 A1**

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 153(4) EPC

(43) Date of publication: **05.03.2025 Bulletin 2025/10**

(21) Application number: 22963749.1

(22) Date of filing: 31.10.2022

(51) International Patent Classification (IPC): G02F 1/133 (2006.01) H01L 27/12 (2006.01)

(52) Cooperative Patent Classification (CPC): G02F 1/133; H10D 86/00

(86) International application number: **PCT/CN2022/128700**

(87) International publication number: WO 2024/092429 (10.05.2024 Gazette 2024/19)

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated Extension States:

BΑ

Designated Validation States:

KH MA MD TN

(71) Applicants:

 Boe Technology Group Co., Ltd. Beijing 100015 (CN)

 Chongqing BOE Optoelectronics Technology Co., Ltd.
Chongqing 400714 (CN)

(72) Inventors:

 WAN, Bin Beijing 100176 (CN)

 WANG, Xiaoyuan Beijing 100176 (CN)

 GUO, Hui Beijing 100176 (CN) XU, Chen Beijing 100176 (CN)

 YANG, Guodong Beijing 100176 (CN)

 CHEN, Junming Beijing 100176 (CN)

LIU, Yan
Beijing 100176 (CN)

 PU, Xun Beijing 100176 (CN)

 ZHU, Yuanyuan Beijing 100176 (CN)


 WU, Zhongshan Beijing 100176 (CN)

 LEI, Dan Beijing 100176 (CN)

(74) Representative: Cohausz & Florack Patent- & Rechtsanwälte Partnerschaftsgesellschaft mbB Bleichstraße 14 40211 Düsseldorf (DE)

(54) DISPLAY SUBSTRATE, DISPLAY PANEL, AND DISPLAY DEVICE

(57)A display substrate is provided to include: a first base substrate including a sealing region and a display port region, wherein at least one first connection region and at least one second connection region are in the display port region, a first overlapping region is formed between the second and first connection regions; first and second connection terminals in the first and second connection regions, respectively; and a planarization layer including at least one first trench and at least one second trench corresponding to the first and second connection regions therein, respectively; orthographic projections of bottoms of first and second trenches on the first base substrate cover corresponding first and second connection regions, respectively; the planarization layer includes: a first pattern corresponding to the first overlapping region; orthographic projections of the first pattern and its corresponding first overlapping region on the first base substrate overlap with each other.



Description

TECHNICAL FIELD

[0001] The present disclosure relates to the field of display technology, and in particular to a display substrate, a display panel and a display apparatus.

BACKGROUND

[0002] With the development of information technology, electronic devices are widely used in daily life. A liquid crystal display as a most widely used flat panel display occupies an important market in the display field; a liquid crystal display panel is an important structure of the liquid crystal display for displaying images, and is formed by aligning and assembling a display substrate (also called an array substrate) and an opposite substrate.

[0003] It is found in practical applications that, a display screen on the liquid crystal display panel has a display defect of yellowing at a fixed position close to a display port region of the liquid crystal display panel.

SUMMARY

[0004] The present disclosure is directed to at least one of the technical problems in the prior art, and provides a display substrate, a display panel and a display apparatus.

[0005] In a first aspect, embodiments of the present disclosure provide a display substrate, including: a first base substrate including a sealing region and a display port region along a first direction, wherein at least one first connection region and at least one second connection region on a side of the at least one first connection region away from the sealing region are in the display port region, the at least one second connection region and the at least one first connection region are arranged at intervals, a first overlapping region is formed between the at least one second connection region and the at least one first connection region, and the first overlapping region is a region between the at least one first connection region and the at least one second connection region and overlapping with the at least one first connection region and the at least one second connection region in the first direction; a plurality of first connection terminals and a plurality of second connection terminals on the first base substrate, wherein the plurality of first connection terminals are in the at least one first connection region, and the plurality of second connection terminals are in the at least one second connection region; and a planarization layer on a side of the plurality of first connection terminals and the plurality of second connection terminals away from the first base substrate, wherein at least one first trench corresponding to the at least one first connection region and at least one second trench corresponding to the at least one second connection region

are provided in the planarization layer; an orthographic projection of a bottom of each first trench on the first base substrate covers a corresponding first connection region, an orthographic projection of a bottom of each second trench on the first base substrate covers a corresponding second connection region; the planarization layer includes: a first pattern corresponding to the first overlapping region; an orthographic projection of the first pattern on the first base substrate overlaps with an orthographic projection of a corresponding first overlapping region on the first base substrate.

[0006] In some embodiments, the first pattern extends along a second direction and traverses the corresponding first overlapping region in the second direction; and the second direction intersects the first direction.

[0007] In some embodiments, the at least one first trench and the at least one second trench corresponding to the at least one first connection region and the at least one second connection region with the first overlapping region therebetween are separated from each other along the first direction by the first pattern corresponding to the first overlapping region.

[0008] In some embodiments, the first overlapping region has a width in the first direction of greater than or equal to $500\mu m$.

[0009] In some embodiments, the first pattern has a width in the first direction of greater than or equal to $120\mu m$.

[0010] In some embodiments, the display substrate further includes a first separation region between the sealing region and the display port region, wherein a second overlapping region is formed between the at least one first connection region and the first separation region, and the second overlapping region is a region between the at least one first connection region and the first separation region and overlapping with both the at least one first connection region and the first separation region in the first direction; the display substrate further includes a third trench corresponding to the first separation region in the planarization layer, and an orthographic projection of a bottom of the third trench on the first base substrate covers an orthographic projection of the third trench on the first base substrate; and the planarization layer further includes: a second pattern corresponding to the second overlapping region, and an orthographic projection of the second pattern on the first base substrate overlaps with the second overlapping region.

[0011] In some embodiments, the second pattern extends along the second direction and traverses the corresponding second overlapping region in the second direction; and the second direction intersects the first direction

[0012] In some embodiments, the at least one first trench and the third trench corresponding to the at least one first connection region and the first separation region with the second overlapping region therebetween are separated from each other by the second pattern corre-

55

sponding to the second overlapping region.

[0013] In some embodiments, the second overlapping region has a width in the first direction of greater than or equal to $400\mu m$.

[0014] In some embodiments, the second pattern has a width in the first direction of greater than or equal to $120\mu m$.

[0015] In some embodiments, the sealing region includes: a display region and a non-display region surrounding the display region, and a region where the orthographic projection of the bottom of the third trench on the first base substrate is located is a first projection region; and an edge of the first projection region close to the display region is within the non-display region.

[0016] In some embodiments, the at least one first connection region includes a plurality of first connection regions, the at least one first trench includes a plurality of first trenches, the plurality of first trenches and the plurality of first connection regions are in one-to-one correspondence with each other, the plurality of first trenches are at intervals along the second direction; and a distance between any two adjacent first trenches in the second direction is greater than or equal to 6μm; and/or the at least one second connection region includes a plurality of second connection regions, the at least one second trench includes a plurality of second trenches, the plurality of second trenches and the plurality of second connection regions are in one-to-one correspondence with each other, the plurality of second trenches are at intervals along the second direction; and a distance between any two adjacent second trenches in the second direction is greater than or equal to 6μm.

[0017] In some embodiments, a region where an orthographic projection of the planarization layer on the base substrate is located is a second projection region; for any one of the plurality of first connection terminals, a minimum distance from the first connection terminal to the second projection region along the first direction is greater than or equal to 50 µm; for any one of the plurality of first connection terminals, a minimum distance from the first connection terminal to the second projection region along the second direction is greater than or equal to $1500\mu m$; for any one of the plurality of second connection terminals, a minimum distance from the second connection terminal to the second projection region along the first direction is greater than or equal to 50 µm; and for any one of the plurality of second connection terminals, a minimum distance from the second connection terminal to the second projection region along the second direction is greater than or equal to 1500 µm.

[0018] In some embodiments, the first base substrate further includes a second separation region; the second separation region and the sealing region are arranged in the second direction; the sealing region includes: a display region and a non-display region surrounding the display region, the non-display region including: a functional region between the display region and the second separation region; the functional region includes: a driv-

ing circuit arrangement region, a driving circuit clock signal trace arrangement region, and a display signal trace arrangement region, which are sequentially arranged in the second direction and away from the display region; the driving circuit arrangement region is provided with a gate driving circuit therein, the driving circuit clock signal trace arrangement region is provided with a plurality of driving circuit clock signal traces therein, and the display signal trace arrangement region is provided with a display signal trace therein; the planarization layer is provided with a fourth trench corresponding to the second separation region therein, and an orthographic projection of the fourth trench on the first base substrate covers the second separation region; and a region where an orthographic projection of a bottom of the fourth trench on the first base substrate is located is a third orthographic projection region, and an edge of the third orthographic projection region close to the display region is between the driving circuit arrangement region and an edge of the display signal trace arrangement region close to the second separation region.

[0019] In some embodiments, the edge of the third orthographic projection region close to the display region and the driving circuit clock signal trace arrangement region do not overlap with each other.

[0020] In some embodiments, the edge of the third orthographic projection region close to the display region is in the display signal trace arrangement region.

[0021] In some embodiments, the functional region further includes: a driving circuit non-clock signal trace arrangement region; the driving circuit non-clock signal trace arrangement region is between the driving circuit clock signal trace arrangement region and the driving circuit arrangement region; and the driving circuit non-clock signal trace arrangement region is provided with driving circuit non-clock signal traces therein; and the edge of the third orthographic projection region close to the display region is in the driving circuit non-clock signal trace arrangement region.

[0022] In a second aspect, embodiments of the present disclosure further provide a display panel, including: the display substrate provided in the first aspect described above, and an opposite substrate opposite to the display substrate.

45 [0023] In some embodiments, the display panel further includes: a frame sealing glue between the display substrate and the opposite substrate; an outer edge of the frame sealing glue is an edge of the sealing region.

[0024] In some embodiments, the display panel further includes: post spacers on a side of the opposite substrate close to the display substrate.

[0025] In some embodiments, the display substrate is the display substrate of claim 16, and a width K1 of the fourth trench in the second direction satisfies: K0<K1≤1/2×K2+K0, where K0 is a width, in the second direction, of the second separation region in the second direction, and K2 is a width of the frame sealing glue at a side close to the second separation region in the second

15

20

25

30

35

direction.

[0026] In some embodiments, the display substrate is the display substrate of claim 17, and a width K1 of the fourth trench in the second direction satisfies: $K2+K0 \le K1 \le 1.4 \times K2+K0$, where K0 is a width of the second separation region in the second direction, and K2 is a width, in the second direction, of the frame sealing glue at a side close to the second separation region.

[0027] In a third aspect, embodiments of the present disclosure further provide a display apparatus, including: the display panel provided in the second aspect described above.

BRIEF DESCRIPTION OF DRAWINGS

[0028]

FIG. 1 is a schematic top view of a part of a display substrate in a display port region in the prior art;

FIG. 2 is an enlarged view of a region P1 in FIG. 1 at a certain magnification;

FIG. 3 is a schematic cross-sectional view taken along a line A-A' of FIG. 2;

FIG. 4 is a schematic cross-sectional view taken along a line B-B' of FIG. 2;

FIG. 5A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 3 and an uncut opposite substrate are opposite to each other during an aligning and assembling process;

FIG. 5B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate of FIG. 5A after cutting;

FIG. 6A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 4 and an uncut opposite substrate are opposite to each other during an aligning and assembling process;

FIG. 6B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate of FIG. 6A after cutting;

FIG. 7 is a schematic top view of a display substrate according to embodiments of the present disclosure;

FIG. 8 is an enlarged view of a region P2 in FIG. 7 at a certain magnification;

FIG. 9 is a schematic cross-sectional view taken along a line C-C' of FIG. 8;

FIG. 10A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 9 and an uncut opposite substrate are opposite to each other during an aligning and assembling process;

FIG. 10B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate of FIG. 10A after cutting;

FIG. 11 is an enlarged view of a region P3 in FIG. 7 at a certain magnification;

FIG. 12 is a schematic cross-sectional view of a functional region and its surrounding region according to embodiments of the present disclosure;

FIG. 13 is another enlarged view of a region P3 in FIG. 7 at a certain magnification;

FIG. 14 is a schematic cross-sectional view of a functional region and its surrounding region according to embodiments of the present disclosure; and

FIG. 15 is a schematic cross-sectional view of a display panel according to embodiments of the present disclosure.

DETAIL DESCRIPTION OF EMBODIMENTS

[0029] In order to enable one of ordinary skill in the art to better understand the technical solutions of the present disclosure, a display substrate, a display panel and a display apparatus provided by the present disclosure will be described in further detail with reference to the accompanying drawings.

[0030] Unless defined otherwise, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which the present disclosure belongs. The terms "first", "second", and the like used in the present disclosure are not intended to indicate any order, quantity, or importance, but rather are used for distinguishing one element from another. Further, the term "a", "an", "the", or the like used herein does not denote a limitation of quantity, but rather denotes the presence of at least one element. The term of "comprising", "including", or the like, means that the element or item preceding the term contains the element or item listed after the term and its equivalent, but does not exclude other elements or items. The terms "upper", "lower", "left", "right", and the like are used only for indicating relative positional relationships, and when the absolute position of an object being described is changed, the relative positional relationships may also be changed accordingly. As used herein, a term "about", "approximately" or "approximately the same" includes the stated value and means that a deviation from the stated value is within an acceptable range of deviation for

20

a particular value as determined by one of ordinary skill in the art in view of a measurement in question and an error associated with a measurement of a particular quantity (i.e., limitations of the measurement system). For example, the term "about" may mean that the deviation from the stated value is within one or more standard ranges of deviation, or within $\pm~30\%,\,20\%,\,10\%,\,5\%$ of the stated value.

[0031] In the drawings, thicknesses of layers, films, panels, regions, etc. have been exaggerated for clarity. Exemplary embodiments are described herein with reference to cross-sectional views that are schematic diagrams of idealized embodiments. As such, deviations from shapes in the drawings as a result of, for example, manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments described herein should not be construed as limited to the particular shapes of regions as illustrated herein, but deviations from shapes due to, for example, manufacturing are included. For example, regions illustrated or described as being flat may typically have rough and/or nonlinear features. Further, the illustrated sharp corners may be rounded. Thus, the regions illustrated in the drawings are schematic in nature and shapes of the regions are not intended to illustrate the precise shapes of the regions and are not intended to limit the scope of the claims.

[0032] A display panel involved in the present disclosure is specifically a liquid crystal display panel, and includes: a display substrate and an opposite substrate opposite to the display substrate (the display substrate and the opposite substrate which are aligned and assembled). Generally, a size of the display substrate is larger than that of the opposite substrate, and the display substrate includes a region directly opposite to the opposite substrate, and a region beyond a coverage of the opposite substrate for fixing external chips, flexible circuit boards and the display panel; a frame sealing glue may be used for sealing and a liquid crystal layer is filled in the region of the display substrate directly opposite to the opposite substrate. A region covered by the frame sealing glue and the liquid crystal layer is a sealing region, including: a display region and a non-display region surrounding the display region. The region of the display substrate for fixing the external chips, the flexible circuit boards and the display panel is a display port (DP) region. [0033] The display port region includes a plurality of first connection regions and a plurality of second connection regions. A plurality of first connection terminals are arranged in the first connection regions, a plurality of second connection terminals are arranged in the second connection regions. The first connection terminals may be configured to be bond and connected to chips (such as, source driving chips), and the second connection terminals may be configured to be bond and connected to flexible printed circuits (FPCs). That is, the first connection regions are IC connection regions and the second connection regions are FPC connection regions.

[0034] Generally, related processes of forming thin film

transistors are completed on the display substrate, and a surface of an obtained intermediate product of the display substrate has an obvious uneven topography; if a pixel electrode or a common electrode is formed based on the surface having the obvious uneven topography, the formed pixel electrode or common electrode easily has obvious defects due to abnormal quality of films. For this reason, after the related processes of forming the thin film transistors are completed, a planarization layer is formed on the thin film transistors, and then the pixel electrode and the common electrode (if the common electrode is disposed on the display substrate) are subsequently formed based on a planarized surface (a flat surface) provided by the planarization layer.

[0035] FIG. 1 is a schematic top view of a part of a display substrate in a display port region in the prior art; FIG. 2 is an enlarged view of a region P1 in FIG. 1 at a certain magnification; FIG. 3 is a schematic cross-sectional view taken along a line A-A' of FIG. 2; FIG. 4 is a schematic cross-sectional view taken along a line B-B' of FIG. 2; as shown in FIGS. 1 to 4, the display substrate includes a first base substrate 1, including: a display port region 3 and a sealing region 2 arranged along a first direction Y. In the related art, it is necessary to pattern a planarization material film in the process of forming the planarization layer 5, to obtain a final desired pattern of the planarization layer. Trenches for exposing first connection regions 301 and second connection regions 302 are formed in the display port region 3 and on the planarization layer 5, to expose first connection terminals 7 and second connection terminals 8.

[0036] In the related art, in view of that a length of the display substrate is limited in a second direction X, the first connection regions 301 and the second connection regions 302 are generally arranged in two rows. Specifically, the plurality of first connection regions 301 are arranged at intervals along the second direction X, the plurality of second connection regions 302 are arranged at intervals along the first direction Y, and the second connection regions 302 are located on a side of the first connection regions 301 away from the sealing region 2. At this time, there may be a case where the first connection regions 301 overlap with the second connection regions 302 in the first direction Y, that is, a first overlapping region 303 is formed between at least one second connection region 302 and at least one first connection region 301, and the first overlapping region 303 is a region located between the first connection region 301 and the second connection region 302 and overlapping with both the first connection region 301 and the second connection region 302 in the first direction Y.

[0037] Referring to FIGS. 1 and 2, in view of the characteristic that the larger a size of the trenches needed to be formed in the patterning process of the planarization layer 5 is, the easier the process is to control, in the related art, generally, the first connection region 301 and the second connection region 302 with the first overlapping region 303 correspond to a same trench with a

45

50

20

large size, including not only the first connection region 301 and the second connection region 302 but also the first overlapping region 303 located between the first connection region 301 and the second connection region 302. That is, for the first connection region 301 and the second connection region 302 with the first overlapping region 303, trenches for exposing the first connection regions 301 and for exposing the second connection regions 302 formed in the planarization layer 5 are connected to each other in the first overlapping region 303, to form a trench with a large size having a larger width in the first direction Y.

[0038] A width of the first connection region 301 in the first direction Y is w1, a width of the second connection region 302 in the first direction Y is w2, and a spacing width between the first connection region 301 and the second connection region 302 in the first direction Y (i.e. a width of the first overlapping region 303 in the first direction Y) is w3, then a width of a portion (a region Q1) of the trench with a large size corresponding to the first overlapping region 303 in the first direction Y is greater than w1+w2+w3.

[0039] It is found by analyzing yellowing display regions (regions Q2) on the display panel that the yellowing display regions on the display panel correspond to the first overlapping regions 303 in the display port region 3. Specifically, for any one display light emitting region, one first overlapping region 303 arranged in the first direction Y corresponding to the display light emitting region may be found in the display port region 3. That is, the display light emitting region is formed in a certain relation with the first overlapping region 303.

[0040] FIG. 5A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 3 and an uncut opposite substrate are opposite to each other during an aligning and assembling process; FIG. 5B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate of FIG. 5A after cutting. As shown in FIGS. 5A to 5B, at a position of the first overlapping region 303, the trenches for exposing the first connection region 301 and for exposing the second connection region 302 formed on the planarization layer 5 are connected to each other in the first overlapping region 303, so that a thickness of the display substrate in the first overlapping region 303 is small (a thickness of the planarization layer 5 is thick, generally about 2.5mm, and a thickness of a region of the display substrate on which the planarization layer 5 is disposed is thicker than that of a region on which the planarization layer 5 is not disposed by about 2.5mm). At this time, a post spacer 11 disposed in the region of the opposite substrate 9 directly opposite to the region Q1 on the display substrate cannot form a support with the display substrate, so that a support strength in the region Q1 is insufficient; under the influence of gravity, the opposite substrate 9 may be deformed to be concave in the region Q1, which may extrude the nearby frame sealing glue 10, so that the frame sealing glue 10 at the corresponding

position become wide and thin. At this time, the region Q2 (the region Q2 and the first overlapping region 303 are arranged along the first direction Y) of the opposite substrate 9 located in the display region 2a and close to the extruded frame sealing glue 10 in the first direction Y is deformed to be convex upward (upwarp) due to stress concentration.

[0041] FIG. 6A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 4 and an uncut opposite substrate are opposite to each other during an aligning and assembling process; FIG. 6B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate of FIG. 6A after cutting. As shown in FIGS. 6A and 6B, a region (region where no trench is formed) of the display port region 3 in which the planarization layer 5 is disposed has a relatively large thickness, and the post spacers 11 on the opposite substrate 9 may be in contact with the display substrate, to form a support with a strong support strength, so that the opposite substrate 9 cannot be deformed.

[0042] After the frame sealing glue 10 is cured, the cured frame sealing glue 10 has a large elastic modulus and is not easily deformed, so that the cured frame sealing glue 10 may maintain the above upward convex deformation in the display region 2a. Even if the portion (including the portion with the concave deformation) of the opposite substrate 9 directly opposite to the display port region 3 is subsequently cut off through a cutting process, the above upward convex deformation still exists in the display region 2a due to the existence of the cured frame sealing glue 10, and a cell gap of the liquid crystal in the region corresponding to the upward convex deformation is larger, which causes the problem of the yellowing display in the corresponding region.

[0043] In order to effectively improve and even completely solve the technical problem of "yellowing display" in the related art, the present disclosure provides a corresponding solution.

[0044] FIG. 7 is a schematic top view of a display substrate according to embodiments of the present disclosure; FIG. 8 is an enlarged view of a region P2 in FIG. 7 at a certain magnification; FIG. 9 is a schematic crosssectional view taken along a line C-C' of FIG. 8; FIG. 10A is a schematic cross-sectional view illustrating that a portion of the display substrate shown in FIG. 9 and an uncut opposite substrate are opposite to each other during an aligning and assembling process; FIG. 10B is a schematic cross-sectional view illustrating the display substrate and the opposite substrate 9 of FIG. 10A after cutting. As shown in FIGS. 7 to 10B, embodiments of the present disclosure provide a display substrate, including: the first base substrate 1, the plurality of first connection terminals 7, the plurality of second connection terminals 8, and the planarization layer 5.

[0045] The first base substrate 1 includes the sealing region 2 and the display port region 3 arranged along the first direction Y, at least one first connection region 301

55

20

40

45

and at least one second connection region 302 located on a side of the first connection region 301 away from the sealing region 2 are arranged in the display port region 3, the second connection region 302 and the first connection region 301 are arranged at intervals, a first overlapping region 303 is formed between the at least one second connection region 302 and the at least one first connection region 301, and the first overlapping region 303 is a region between the first connection region 301 and the second connection region 302 and overlapping with the first connection region 301 and the second connection region 302 in the first direction Y.

[0046] The plurality of first connection terminals 7 and the plurality of second connection terminals 8 are located on the first base substrate 1, the first connection terminals 7 are located in the first connection region 301, and the second connection terminals 8 are located in the second connection region 302. In the embodiments of the present disclosure, the first connection region 301 may be the IC connection region, the second connection region 302 may be the FPC connection region, the first connection terminals 7 may be IC connection terminals, and the second connection terminals 8 may be FPC connection terminals.

[0047] The planarization layer 5 is located on a side of the first connection terminals 7 and the second connection terminals 8 away from the first base substrate 1, and is provided with at least one first trench 31 corresponding to the first connection region 301 and at least one second trench 32 corresponding to the second connection region 302 therein; an orthographic projection of a bottom of the first trench 31 on the first base substrate 1 covers the corresponding first connection region 301, an orthographic projection of a bottom of the second trench 32 on the first base substrate 1 covers the corresponding second connection region 302. The planarization layer 5 includes: a first pattern 503 corresponding to the first overlapping region 303, wherein an orthographic projection of the first pattern 503 on the first base substrate 1 overlaps with an orthographic projection of the corresponding first overlapping region 303 on the first base substrate 1.

[0048] It should be noted that the P2 region in FIG. 7 and the P1 region in FIG. 2 may be the same region on the display substrate.

[0049] The "trench" provided in the planarization layer 5 in the embodiments of the present disclosure specifically refers to a trench capable of penetrating the planarization layer 5 in a thickness direction of the planarization layer 5. The "bottom" of the trench refers to an opening of the trench on a side close to the first base substrate 1. [0050] Unlike the related art in which the planarization layer 5 has a trench structure in the first overlapping region 303, in the present disclosure, the planarization layer 5 is provided with a corresponding first pattern 503 in the first overlapping region 303, and an orthographic projection of the first pattern 503 on the first base substrate 1 overlaps with the corresponding first overlapping

region 303, that is, at least a portion of the first pattern 503 in the planarization layer 5 is located in the first overlapping region 303. Referring to FIG. 10A, in the process of aligning and assembling the display substrate and the opposite substrate 9, the region covered by the first pattern 503 in the first overlapping region 303 of the display substrate has a larger thickness, so that the post spacers 11 may support the display substrate and the opposite substrate 9 in the first overlapping region 303. In this way, the problem that the opposite substrate 9 is deformed to be concave in the first overlapping region 303 and around the first overlapping region 303 can be effectively improved, or even completely avoided, and further the problem that the opposite substrate 9 is deformed to be convex upward in the display region 2a can be effectively improved, or even completely avoided, so that the problem of the yellowing display for the portion of the display region 2a close to the display port region 3 can be effectively solved.

[0051] It should be noted that in the embodiments of the present disclosure, the first pattern 503 may be entirely located in the first overlapping region 303, or may be partially located in the first overlapping region 303 and partially located outside the first overlapping region 303; the first pattern 503 may cover the entire first overlapping region 303, or may cover a part of the first overlapping region 303; which is not limited by the present disclosure. It will be appreciated by one of ordinary skill in the art that the problem of the "yellowing display" in the related art can be improved as long as the first pattern 503 may exist in at least a partial region within the first overlapping region 303.

[0052] In addition, in the embodiments of the present disclosure, other structures are further provided between the first base substrate 1 and the planarization layer 5, and on a side of the planarization layer 5 away from the first base substrate 1. Taking the portion located in the display region 2a as an example, in the display region 2a, thin film transistors, various signal traces (such as gate lines, data lines, and common voltage lines) and the like are disposed between the first base substrate 1 and the planarization layer 5, and a common electrode, an interlayer insulating layer, a pixel electrode and the like are disposed on a side of the planarization layer 5 away from the first base substrate 1. These structures, which are located between the first base substrate 1 and the planarization layer 5 and on the side of the planarization layer 5 away from the first base substrate 1, are not shown in the drawings.

50 [0053] In some embodiments, a width of the first overlapping region 303 in the first direction Y is greater than or equal to 500μm. That is, a distance between the first connection region 301 and the second connection region 302 in the first direction Y is greater than or equal to
55 500μm, which facilitates an IC bonding process and an FPC bonding process.

[0054] A length of the first overlapping region 303 in the second direction X is determined according to a length

30

40

45

50

55

and a relative position of the corresponding first connection region 301 and second connection region 302, which is not limited by the present disclosure. In addition, the arrangement of the first connection region 301 and the second connection region shown in the drawings is only exemplary, and does not limit the technical solution of the present disclosure. In the embodiments of the present disclosure, it is only necessary to ensure that the at least one first connection region 301 and the at least one second connection region 302 in the first direction Y overlap with each other in the display substrate.

[0055] In some embodiments, the first pattern 503 extends along the second direction X and traverses the corresponding first overlapping region 303 in the second direction X; the second direction X intersects the first direction Y. With the above arrangement, a groove having a large width in the first direction Y may not be present at a position where the first overlapping region 303 is located. That is to say, in the aligning and assembling process, the post spacers 11 distributed in the first overlapping region 303 and along the second direction X may provide a better support, which is beneficial to improving the overall flatness of the portion of the opposite substrate 9 directly opposite to the first overlapping region 303, so as to better improve the problem of "yellowing display".

[0056] In the embodiments of the present disclosure, as an example, the second direction X is the row direction in FIG. 7, and the first direction Y is the column direction in FIG. 7 for description.

[0057] In some embodiments, the first trench 31 and the second trench 32 corresponding to the first connection region 301 and the second connection region 302 with the first overlapping region 303 are separated from each other along the first direction Y by the first pattern 503 corresponding to the first overlapping region 303, respectively.

[0058] In order to avoid peeling of the first pattern 503 between the first and second trenches 31 and 32, in some embodiments of the present disclosure, a width h1 of the first pattern 503 in the first direction Y is greater than or equal to $120\mu m$.

[0059] With continued reference to FIGS. 1 to 5B, in the related art, a material of the planarization layer 5 has a certain hydroscopicity, and a portion of the planarization layer 5 located in the exposed display port region 3 easily absorbs the moisture in the environment and transmit the moisture to the inside of the sealing region 2, so as to generate an electrochemical corrosion on structures (e.g., a metal material structure, a semiconductor material structure) located in the sealing region 2, and further generate some defects. In order to solve the above technical problem, in the related art, a first separation region 4 is disposed between the sealing region 2 and the display port region 3 and extends along the second direction X, a separation trench 8 corresponding to the first separation region 4 is formed in the planarization layer 5, and an orthographic projection of a bottom of the

separation trench 8 on the first base substrate 1 covers an orthographic projection of the separation trench 8 on the first base substrate 1. By providing the separation trench 8, a portion of the planarization layer 5 located in the sealing region 2 is separated from a portion of the planarization layer 5 located in the display port region 3, so that the portion of the planarization layer 5 located in the exposed display port region 3 can be effectively prevented from transferring absorbed moisture into the sealing region 2.

[0060] The first separation region 4 has a linear shape extending along the second direction X, a corresponding second overlapping region 304 is formed between each first connection region 301 and the first separation region 4, and is a region located between the first connection region 301 and the first separation region 4 and overlapping with both the first connection region 301 and the first separation region 4 in the first direction Y. Similarly, in view of the characteristic that the larger a size of the trenches needed to be formed in the patterning process of the planarization layer 5 is, the easier the process is to control, in the related art, generally, the first connection region 301 and the first separation region 4 with the second overlapping region 304 correspond to a same trench with a large size, covering not only the first connection region 301 and the first separation region 4 but also the second overlapping region 304 located between the first connection region 301 and the first separation region 4. That is, the separation trench 8 and the trench for exposing the first connection region 301 formed in the planarization layer 5 are connected to each other in the second overlapping region 304, to form a trench with a large size having a larger width in the first direction Y.

[0061] Similarly, a thickness of a portion of the display substrate in the second overlapping region 304 and thicknesses of regions (a region where the separation trench 8 is located and a region where the trench for exposing the first overlapping region 301 is located) of the display substrate on the two opposite sides of the second overlapping region 304 in the first direction Y are all small, which may cause that a post spacer 11 disposed in the region of the opposite substrate 9 directly opposite to the second overlapping region 304 cannot form a support with the display substrate in the aligning and assembling process, so that a support strength in the second overlapping region 304 is insufficient; under the influence of gravity, the opposite substrate 9 may be deformed to be concave in the second overlapping region 304, which may extrude the nearby frame sealing glue 10, so that the frame sealing glue 10 at the corresponding position become wide and thin. At this time, the region (the region and the second overlapping region 304 are arranged along the first direction Y) of the opposite substrate 9 located in the display region 2a and close to the extruded frame sealing glue 10 in the first direction Y is deformed to be convex upward due to stress concentration.

[0062] It should be noted that in the related art, the trench for exposing the first connection region 301 is

20

connected to the trench for exposing the second connection region 302 in the first overlapping region 303, and connected to the separation trench 8 for separating the planarization layer 5 in the second overlapping region 304, and the trench for exposing the first connection region 301, the trench for exposing the second connection region 302, and the separation trench 8 for separating the planarization layer 5 together form a groove with a larger size. If a separation width between the first connection region 301 and the first separation region 4 in the first direction Y (i.e. a width of the second overlapping region 304 in the first direction Y) is w4, and a width of the first separation region 4 in the first direction Y is w5, then a width of a portion (region Q1) of the groove with a larger size corresponding to the first overlapping region 303 in the first direction Y is greater than w1+w2+w3+w4+w5. A more severe concave deformation will occur in the region Q1, which causes a more severe upward convex deformation in a corresponding region Q2 in the display region 2a on the opposite substrate 9, and further causes a more severe problem of "yellowing display".

[0063] It can be seen that the above arrangement of the separation trench 8 and the design of the separation trench 8 connected to the trench for exposing the first connection region 301 through the second overlapping region 304 also causes the problem of "yellowing display".

[0064] In view of the above technical problems, the present disclosure further provides a corresponding solution. Specifically, in some embodiments, a third trench 8 (i.e., the separation trench 8) corresponding to the first separation region 4 is further formed in the planarization layer 5, and an orthographic projection of a bottom of the third trench 8 on the first base substrate 1 covers an orthographic projection of the third trench 8 on the first base substrate 1; the planarization layer 5 further includes: a second pattern 502 corresponding to the second overlapping region 304, wherein an orthographic projection of the second pattern 502 on the first base substrate 1 overlaps with the second overlapping region 304.

[0065] Unlike the related art in which the planarization layer 5 has a trench structure in the second overlapping region 304, in the present disclosure, the planarization layer 5 is provided with a corresponding second pattern 502 in the second overlapping region 304, and an orthographic projection of the second pattern 502 on the first base substrate 1 overlaps with the corresponding second overlapping region 304, that is, at least a portion of the second pattern 502 in the planarization layer 5 is located in the second overlapping region 304. Referring to FIG. 10A, in the process of aligning and assembling the display substrate and the opposite substrate 9, the region covered by the second pattern 502 in the second overlapping region 304 of the display substrate has a larger thickness, so that the post spacers 11 may support the display substrate and the opposite substrate 9 in the second overlapping region 304. In this way, the problem

that the opposite substrate 9 is deformed to be concave in the second overlapping region 304 and around the second overlapping region 304 can be effectively improved, or even completely avoided, and further the problem that the opposite substrate 9 is deformed to be convex upward in the display region 2a can be effectively improved, or even completely avoided, so that the problem of the yellowing display for the portion of the display region 2a close to the display port region 3 can be effectively solved.

[0066] It should be noted that in the embodiments of the present disclosure, the second pattern 502 may be entirely located in the second overlapping region 304, or may be partially located in the second overlapping region 304 and partially located outside the second overlapping region 304; the second pattern 502 may cover the entire second overlapping region 304, or may cover a part of the second overlapping region 304; which is not limited by the present disclosure. It will be appreciated by one of ordinary skill in the art that the problem of the "yellowing display" in the related art can be improved as long as the second pattern 502 may exist in at least a partial region within the second overlapping region 304.

[0067] In some embodiments, a width of the second overlapping region 304 in the first direction Y is greater than or equal to $400\mu m$. That is to say, a distance between the first connection region 301 and the first separation region 4 in the first direction Y is greater than or equal to $400\mu m$, which may facilitate the IC bonding process and ensure that the portion of the planarization layer 5 located in the display port region 3 keeps a certain distance from the sealing region 2. It should be noted that a length of the second overlapping region 304 in the second direction X is determined according to a length of the corresponding first connection region 301.

[0068] In some embodiments, the second pattern 502 extends along the second direction X and traverses the corresponding second overlapping region 304 in the second direction X; the second direction X intersects the first direction Y. With the above arrangement, a groove having a large width in the first direction Y may not be present at a position where the second overlapping region 304 is located. That is to say, in the aligning and assembling process, the post spacers 11 distributed in the second overlapping region 304 and along the second direction X may provide a better support, which is beneficial to improving the overall flatness of the portion of the opposite substrate 9 directly opposite to the second overlapping region 304, so as to better improve the problem of "yellowing display".

[0069] In some embodiments, the first trench 31 and the third trench 8 corresponding to the first connection region 301 and the first separation region 4 with the second overlapping region 304 are separated from each other by the second pattern 502 corresponding to the second overlapping region 304, respectively.

[0070] In order to avoid peeling of the second pattern 502 between the first trench 31 and the third trench 8, in

45

50

some embodiments of the present disclosure, a width of the second pattern 502 in the first direction Y is greater than or equal to $120\mu m$.

[0071] In some embodiments, the sealing region 2 includes: a display region 2a and a non-display region 2a surrounding the display region 2a, wherein a region where the orthographic projection of the bottom of the third trench 8 on the first base substrate 1 located is a first projection region; an edge of the first projection region close to the display region 2a is located in the non-display region 2a. That is, after the aligning and assembling process, the portion of the planarization layer 5 located in the display port region 3 and the portion of the planarization layer 5 located in the sealing region 2 may be effectively separated from each other by the frame sealing glue 10.

[0072] Generally, an outer edge of the portion of the planarization layer 5 located in the sealing region 2 is covered by the frame sealing glue 10. Alternatively, the outer edge of the portion of the planarization layer 5 located in the sealing region 2 may be located inside the frame sealing glue 10.

[0073] In some embodiments, a plurality of first connection regions 301 and a plurality of first trenches 31 are included and are in one-to-one correspondence with each other; the first trenches 31 are arranged at intervals along the second direction X, and a distance between any two adjacent first trenches 31 in the second direction X is greater than or equal to $6\mu m$. With the arrangement, a portion of the display substrate between the adjacent first connection regions 301 has a larger thickness, to form a better support with the post spacers 11 on the opposite substrate 9.

[0074] In some embodiments, a plurality of second connection regions 302 and a plurality of second trenches 32 are included and are in one-to-one correspondence with each other; the second trenches 32 are arranged at intervals along the second direction X, and a distance between any two adjacent second trenches 32 in the second direction X is greater than or equal to $6\mu m$. With the arrangement, a portion of the display substrate between the adjacent second connection regions 302 has a larger thickness, to form a better support with the post spacers 11 on the opposite substrate 9.

[0075] In some embodiments, a region where an orthographic projection of the planarization layer 5 on the base substrate is located is a second projection region; for any one of the first connection terminals 7, a minimum distance L1 from the first connection terminal 7 to the second projection region along the first direction Y is greater than or equal to $50\mu m$; for any one of the first connection terminals 7, a minimum distance L2 from the first connection terminal 7 to the second projection region along the second direction X is greater than or equal to $1500\mu m$; for any one of the second connection terminals 8, a minimum distance L3 from the second connection terminal 8 to the second projection region along the first direction Y is greater than or equal to $50\mu m$; for any one of

the second connection terminals 8, a minimum distance L4 from the second connection terminal 8 to the second projection region along the second direction X is greater than or equal to $1500\mu m$. Such the arrangement can facilitate the IC bonding process and the FPC bonding process.

[0076] FIG. 11 is an enlarged view of a region P3 in FIG. 7 at a certain magnification; FIG. 12 is a schematic crosssectional view of a functional region and its surrounding region according to embodiments of the present disclosure; as shown in FIGS. 11 and 12, in some embodiments, the first base substrate 1 further includes a second separation region 21, and the second separation region 21 and the sealing region 2 are arranged along the second direction X; the sealing region 2 includes: the display region 2a and the non-display region surrounding the display region 2a, the non-display region including: a functional region 2b located between the display region 2a and the second separation region 21; the functional region 2b includes: a driving circuit arrangement region 41, a driving circuit clock signal trace arrangement region 42, and a display signal trace arrangement region 43, which are sequentially arranged in the second direction X and away from the display region 2a; wherein a gate driving circuit 41a (generally including transistors, capacitors, and the like) is disposed in the driving circuit arrangement region 41, a plurality of driving circuit clock signal traces 42a (for example, clock signal traces for controlling on/off of transistors in gate driving transistors, clock signal traces for outputting by the gate driving circuit 41a, and the like) are disposed in the driving circuit clock signal trace arrangement region 42, and a display signal trace 43a (for example, a common voltage trace for providing a common voltage Vcom to pixel units in the display region 2a, a ground trace for providing a ground voltage Vgnd, and the like) is disposed in the display signal trace arrangement region 43; a fourth trench 58 corresponding to the second separation region 21 is provided in the planarization layer 5, and an orthographic projection of the fourth trench 58 on the first base substrate 1 covers the second separation region 21; a region where an orthographic projection of a bottom of the fourth trench 58 on the first base substrate 1 is located is a third orthographic projection region, and an edge of the third orthographic projection region close to the display region 2a is located between the driving circuit arrangement region 41 and an edge of the display signal trace arrangement region 43 close to the second separation region 21. [0077] The fourth trench 58 provided in the planarization layer 5 corresponding to the second separation region 21 has the same function as the third trench 8 provided in the planarization layer 5 corresponding to the first separation region 4, both are used to separate the portion of the planarization layer 5 located inside the sealing region 2 from the portion located outside the sealing region 2, so as to prevent moisture from entering the inside of the sealing region 2 through the planariza-

55

tion layer.

25

[0078] In some embodiments, in consideration of that the driving circuit clock signal traces 42a in the driving circuit clock signal trace arrangement region 42 are all configured as a set, voltages of clock signals loaded in the driving circuit clock signal traces 42a in a high level state are all the same, voltages of the clock signals loaded in the driving circuit clock signal traces 42a in a low level state are all the same, and there are strict requirements on a timing of the clock signals loaded in the driving circuit clock signal traces 42a. If the edge of the third orthographic projection region close to the display region 2a is located in the driving circuit clock signal trace arrangement region 42, a part of the driving circuit clock signal traces 42a are covered by the planarization layer 5, and the other part of the driving circuit clock signal traces 42a are not covered by the planarization layer 5, and at this time, there is a load difference between the driving circuit clock signal traces 42a covered by the planarization layer 5 and the driving circuit clock signal traces 42a not covered by the planarization layer 5, which causes a difference between a clock timing finally provided for the gate driving circuit 41a and a pre-designed clock timing, thereby causing abnormal operation of the gate driving circuit 41a, and further causing abnormal operation of the pixel units located in the display region 2a, and causing a problem of cross striation or abnormal display.

[0079] In view of the above problem, in some embodiments, the edge of the third orthographic projection region close to the display region 2a does not overlap with the driving circuit clock signal trace arrangement region 42; that is, the planarization layer 5 covers either all the driving circuit clock signal traces 42a or none of the driving circuit clock signal traces 42a.

[0080] In some embodiments, the edge of the third orthographic projection region away from the display region 2a is flush with an edge of the first base substrate 1 on a same side. That is, the fourth trench 58 extends to the edge of the first base substrate.

[0081] Referring to FIGS. 11 and 12, in some embodiments, the functional region 2b further includes: a driving circuit non-clock signal trace arrangement region 44 located between the driving circuit clock signal trace arrangement region 42 and the driving circuit arrangement region 41; and driving circuit non-clock signal traces 44a (for example, a high-level voltage supply line for supplying a high-level voltage VGH to the gate driving circuit 41a, a low-level voltage supply line for supplying a low-level voltage VGL to the gate driving circuit 41a, a global reset signal line for supplying a global reset voltage to the gate driving circuit 41a) is provided in the driving circuit non-clock signal trace arrangement region 44; the edge of the third orthographic projection region close to the display region 2a may be located in the driving circuit non-clock signal trace arrangement region 44 or in the display signal trace arrangement region 43. In consideration of that the farther an edge of the portion of the planarization layer 5 located in the sealing region 2 is

from an edge of the sealing region 2 on a same side (the wider a width of the fourth trench 58 in the second direction X is), the stronger the capability of blocking moisture is, preferably, the edge of the third orthographic projection region close to the display region 2a may be located in the driving circuit non-clock signal trace arrangement region 44.

[0082] In the case shown in FIGS. 11 and 12, the edge of the third orthographic projection region close to the display region 2a is located within the driving circuit nonclock signal trace arrangement region 44. As a specific example, the frame sealing glue 10 disposed in the aligning and assembling process covers the whole display signal trace arrangement region 43 and a part of the driving circuit clock signal trace arrangement region 42, and does not cover the driving circuit non-clock signal trace arrangement region 44. At this time, the width K1 of the designed fourth trench 58 in the second direction X satisfies:

$K2+K0 \le K1 \le 1.4 \times K2+K0$

where K0 is a width of the second separation region 21 in the second direction X, and K2 is a width of a frame sealing glue coating region 10' disposed on the display substrate and close to the second separation region 21 in the aligning and assembling process in the second direction X. As an alternative example, K1 \approx 1.2 \times K2+K0, K0 is about 250 μ m, K2 is about 750 μ m, and K1 is about 1150 μ m.

[0083] FIG. 13 is another enlarged view of a region P3 in FIG. 7 at a certain magnification; FIG. 14 is a schematic cross-sectional view of a functional region 2b and its surrounding region according to embodiments of the present disclosure; as shown in FIG. 13 and FIG. 14, in some embodiments, the display substrate is used as a display substrate in a narrow-frame display apparatus. At this time, the display signal trace arrangement region 43 is relatively narrow, and the driving circuit non-clock signal trace arrangement region 44 is directly disposed in the gate driving circuit arrangement region 41.

[0084] In view of the conclusion obtained by the above analysis that an edge of the fourth trench 58 is not disposed in the driving circuit clock signal trace arrangement region 42 as far as possible, it is preferable to dispose the edge of the fourth trench 58 in the display signal trace arrangement region 43; that is, the edge of the third orthographic projection region close to the display region 2a is located in the display signal trace arrangement region 43.

[0085] In the case shown in FIGS. 13 and 14, the edge of the third orthographic projection region close to the display region 2a is located within the display signal trace arrangement region 43. As a specific example, the frame sealing glue 10 disposed in the aligning and assembling process covers the whole display signal trace arrangement region 43, the whole driving circuit clock signal trace arrangement region 42 and a part of the gate driving

circuit arrangement region 41, and does not cover the driving circuit non-clock signal trace arrangement region 44. At this time, the width K1 of the designed fourth trench 58 in the second direction X satisfies:

$K0 < K1 \le 1/2 \times K2 + K0$

where K0 is a width of the second separation region 21 in the second direction X, and K2 is a width of a frame sealing glue coating region 10' disposed on the display substrate and close to the second separation region 21 in the aligning and assembling process in the second direction X. As an alternative example, K1 \approx 1/3 \times K2+K0, K0 is about 250 μm , K2 is about 750 μm , and K1 is about 500 μm .

[0086] Based on the same inventive concept, the embodiments of the present disclosure further provide a display panel. FIG. 15 is a schematic cross-sectional view of a display panel according to embodiments of the present disclosure. As shown in FIG. 15, the display panel includes: a display substrate 61 and an opposite substrates 62 disposed opposite to the display substrate 61, wherein the display substrate 61 may adopt the display substrate 61 provided in the above embodiments, and the detailed description may refer to the contents in the foregoing embodiments.

[0087] In some embodiments, the frame sealing glue 10 is formed between the display substrate 61 and the opposite substrate 62, an outer edge of the frame sealing glue 10 is an edge of the sealing region 2, and the frame sealing glue 10 is configured to seal a space between the display substrate 61 and the opposite substrate 62. A liquid crystal layer (not shown) is filled in a sealed space defined by the frame sealing glue 10, the display substrate 61, and the opposite substrate 62.

[0088] In some embodiments, post spacers 11 are provided on a side of the opposite substrate 62 close to the display substrate 61, to support the cell gap of the liquid crystal.

[0089] In some embodiments, the display substrate 61 may be an array substrate, and the opposite substrate 62 may be a color filter substrate; the color film substrate may include a second base substrate and a color film located on a side of the second substrate close to the array substrate.

[0090] Based on the same inventive concept, embodiments of the present disclosure further provide a display apparatus, including: the display panel provided in the foregoing embodiments; for the description of the display panel, reference may be made to the foregoing embodiments, and details are not repeated herein.

[0091] The display apparatus provided by the embodiments may be: any product or component with a display function, such as a wearable device, a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator or the like. Other essential components of the display apparatus are understood by one of ordinary skill in the art, and are not

described herein or should not be construed as limiting the present disclosure.

[0092] It should be understood that the above embodiments are merely exemplary embodiments adopted to explain the principles of the present disclosure, and the present disclosure is not limited thereto. It will be apparent to one of ordinary skill in the art that various changes and modifications may be made therein without departing from the spirit and scope of the present disclosure, and such changes and modifications also fall within the scope of the present disclosure.

Claims

15

20

35

45

1. A display substrate, comprising:

a first base substrate comprising a sealing region and a display port region arranged along a first direction, wherein at least one first connection region and at least one second connection region arranged on a side of the at least one first connection region away from the sealing region are in the display port region, the at least one second connection region and the at least one first connection region are arranged at intervals, at least one first overlapping region is formed between the at least one second connection region and the at least one first connection region, and each of the at least one first overlapping region is a region between one of the at least one first connection region and one of the at least one second connection region and overlapping with the first connection region and the second connection region in the first direc-

a plurality of first connection terminals and a plurality of second connection terminals on the first base substrate, wherein the plurality of first connection terminals are in the at least one first connection region, and the plurality of second connection terminals are in the at least one second connection region; and

a planarization layer on a side of the plurality of first connection terminals and the plurality of second connection terminals away from the first base substrate, wherein at least one first trench corresponding to the at least one first connection region and at least one second trench corresponding to the at least one second connection region are provided in the planarization layer; an orthographic projection of a bottom of each of the at least one first trench on the first base substrate covers a corresponding first connection region, an orthographic projection of a bottom of each of the at least one second trench on the first base substrate covers a corresponding second connection region; the planarization

15

20

25

40

45

50

layer comprises: at least one first pattern corresponding to the at least one first overlapping region; an orthographic projection of the first pattern on the first base substrate overlaps with a corresponding first overlapping region.

- 2. The display substrate of claim 1, wherein the first pattern extends along a second direction and traverses the corresponding first overlapping region in the second direction; and the second direction intersects the first direction.
- 3. The display substrate of claim 1 or 2, wherein the first trench and the second trench corresponding to the first connection region and the second connection region with the first overlapping region therebetween are separated from each other along the first direction by the first pattern corresponding to the first overlapping region.
- 4. The display substrate of any one of claims 1 to 3, wherein the first overlapping region has a width in the first direction of greater than or equal to $500\mu m$.
- **5.** The display substrate of any one of claims 1 to 4, wherein the first pattern has a width in the first direction of greater than or equal to 120μm.
- 6. The display substrate of any one of claims 1 to 5, further comprising a first separation region between the sealing region and the display port region, wherein at least one second overlapping region is formed between the at least one first connection region and the first separation region, and each of the at least one second overlapping region is a region between one of the at least one first connection region and the first separation region and overlapping with both the first connection region and the first separation region in the first direction;

the planarization layer is provided with a third trench corresponding to the first separation region, and an orthographic projection of a bottom of the third trench on the first base substrate covers an orthographic projection of the third trench on the first base substrate; and the planarization layer further comprises: at least one second pattern corresponding to the at least one second overlapping region, and an orthographic projection of the second pattern on the first base substrate overlaps with a corresponding second overlapping region.

7. The display substrate of claim 6, wherein the second pattern extends along the second direction and traverses the corresponding second overlapping region in the second direction; and the second direction intersects the first direction.

- 8. The display substrate of claim 6 or 7, wherein the first trench and the third trench corresponding to the first connection region and the first separation region with the second overlapping region therebetween are separated from each other by the second pattern corresponding to the second overlapping region.
- **9.** The display substrate of any one of claims 6 to 8, wherein the second overlapping region has a width in the first direction of greater than or equal to 400μm.
- **10.** The display substrate of any one of claims 6 to 9, wherein the second pattern has a width in the first direction of greater than or equal to 120μm.
- 11. The display substrate of any one of claims 6 to 10, wherein the sealing region comprises: a display region and a non-display region surrounding the display region, and a region where the orthographic projection of the bottom of the third trench on the first base substrate is located is a first projection region; and an edge of the first projection region close to the
 - an edge of the first projection region close to the display region is within the non-display region.

wherein the at least one first connection region com-

12. The display substrate of any one of claims 1 to 11,

- prises a plurality of first connection regions, the at least one first trench comprises a plurality of first trenches, the plurality of first trenches and the plurality of first connection regions are in one-to-one correspondence with each other, the plurality of first trenches are arranged at intervals along the second direction; and a distance between any two adjacent first trenches in the second direction is greater than or equal to 6μm; and/or the at least one second connection region comprises a plurality of second connection regions, the at least one second trench comprises a plurality of second trenches, the plurality of second trenches and the plurality of second connection regions are in one-toone correspondence with each other, the plurality of second trenches are arranged at intervals along the
- **13.** The display substrate of any one of claims 1 to 12, wherein a region where an orthographic projection of the planarization layer on the base substrate is located is a second projection region;

greater than or equal to 6µm.

second direction; and a distance between any two

adjacent second trenches in the second direction is

for any one of the plurality of first connection terminals, a minimum distance from the first connection terminal to the second projection region along the first direction is greater than or equal to $50\,\mu m$;

for any one of the plurality of first connection

15

20

25

30

35

40

45

terminals, a minimum distance from the first connection terminal to the second projection region along the second direction is greater than or equal to $1500\mu m$;

for any one of the plurality of second connection terminals, a minimum distance from the second connection terminal to the second projection region along the first direction is greater than or equal to $50\mu m$; and

for any one of the plurality of second connection terminals, a minimum distance from the second connection terminal to the second projection region along the second direction is greater than or equal to $1500 \mu m.$

14. The display substrate of any one of claims 1 to 13, wherein the first base substrate further comprises a second separation region; the second separation region and the sealing region are arranged in the second direction;

the sealing region comprises: a display region and a non-display region surrounding the display region, the non-display region comprising: a functional region between the display region and the second separation region;

the functional region comprises: a driving circuit arrangement region, a driving circuit clock signal trace arrangement region, and a display signal trace arrangement region, which are sequentially arranged away from the display region in the second direction;

the driving circuit arrangement region is provided with a gate driving circuit therein, the driving circuit clock signal trace arrangement region is provided with a plurality of driving circuit clock signal traces therein, and the display signal trace arrangement region is provided with a display signal trace therein:

the planarization layer is provided with a fourth trench corresponding to the second separation region therein, and an orthographic projection of the fourth trench on the first base substrate covers the second separation region; and a region where an orthographic projection of a bottom of the fourth trench on the first base substrate is located is a third orthographic projection region, and an edge of the third orthographic projection region close to the display region is between the driving circuit arrangement region and an edge of the display signal trace arrangement region close to the second separation region.

15. The display substrate of claim 14, wherein the edge of the third orthographic projection region close to the display region and the driving circuit clock signal trace arrangement region do not overlap with each

other.

- 16. The display substrate of claim 14, wherein the edge of the third orthographic projection region close to the display region is in the display signal trace arrangement region.
- **17.** The display substrate of claim 14, wherein the functional region further comprises: a driving circuit nonclock signal trace arrangement region;

the driving circuit non-clock signal trace arrangement region is between the driving circuit clock signal trace arrangement region and the driving circuit arrangement region; and the driving circuit non-clock signal trace arrangement region is provided with a driving circuit non-clock signal trace therein; and

the edge of the third orthographic projection region close to the display region is in the driving circuit non-clock signal trace arrangement region.

- **18.** A display panel, comprising: the display substrate of any one of claims 1 to 17 and an opposite substrate opposite to the display substrate.
- **19.** The display panel of claim 18, further comprising: a post spacer on a side of the opposite substrate close to the display substrate.
- 20. The display panel of claim 18 or 19, further comprising: a frame sealing glue between the display substrate and the opposite substrate; an outer edge of the frame sealing glue is an edge of the sealing region.
- **21.** The display panel of claim 20, wherein the display substrate is the display substrate of claim 16, and a width K1 of the fourth trench in the second direction satisfies:

$$K_0 < K_1 \le 1/2 \times K_2 + K_0$$

where K0 is a width of the second separation region in the second direction, and K2 is a width, in the second direction, of the frame sealing glue at a side close to the second separation region.

22. The display panel of claim 20, wherein the display substrate is the display substrate of claim 17, and a width K1 of the fourth trench in the second direction satisfies:

$$K2+K0 \le K1 \le 1.4 \times K2+K0$$

where K0 is a width of the second separation region

in the second direction, and K2 is a width, in the second direction, of the frame sealing glue at a side close to the second separation region.

23. A display apparatus, comprising: the display panel of any one of claims 18 to 22.




FIG. 1




FIG. 2





FIG. 3






FIG. 5A





FIG. 5B






FIG. 7







FIG. 8










FIG. 10B




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

INTERNATIONAL SEARCH REPORT International application No. PCT/CN2022/128700 5 CLASSIFICATION OF SUBJECT MATTER G02F1/133(2006.01)i;H01L27/12(2006.01)i According to International Patent Classification (IPC) or to both national classification and IPC 10 FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC:G02F, H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched 15 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) CNTXT, ENTXT, CNKI: 显示, 基板, 液晶, 衬底, 密封, 封框, 接口, 连接, 端子, 平坦化, 槽, display, panel, substrate, seal+, connect+, terminal, bind+ DOCUMENTS CONSIDERED TO BE RELEVANT C. 20 Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. CN 1773334 A (SEIKO EPSON CORP.) 17 May 2006 (2006-05-17) Α 1-23 description, page 7, last paragraph-page 9, paragraph 3, and figures 1-2 A CN 106483717 A (LG DISPLAY CO., LTD.) 08 March 2017 (2017-03-08) 1-23 25 entire document CN 110970484 A (BOE TECHNOLOGY GROUP CO., LTD.; CHENGDU BOE 1-23 Α OPTOELECTRONICS TECHNOLOGY CO., LTD.) 07 April 2020 (2020-04-07) entire document CN 217562567 U (BOE TECHNOLOGY GROUP CO., LTD.; CHENGDU BOE 1-23 30 OPTOELECTRONICS TECHNOLOGY CO., LTD.) 11 October 2022 (2022-10-11) entire document Α US 11049436 B1 (SAMSUNG DISPLAY CO., LTD.) 29 June 2021 (2021-06-29) 1-23WO 2022198650 A1 (BOE TECHNOLOGY GROUP CO., LTD. et al.) 29 September 2022 1-23 A 35 (2022-09-29) entire document See patent family annex. Further documents are listed in the continuation of Box C. later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention Special categories of cited documents: 40 document defining the general state of the art which is not considered to be of particular relevance document cited by the applicant in the international application document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "D" earlier application or patent but published on or after the international filing date ocument which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art 45 document referring to an oral disclosure, use, exhibition or other document member of the same patent family document published prior to the international filing date but later than the priority date claimed

Form PCT/ISA/210 (second sheet) (July 2022)

Name and mailing address of the ISA/CN

Date of the actual completion of the international search

18 April 2023

China National Intellectual Property Administration (ISA/

China No. 6, Xitucheng Road, Jimenqiao, Haidian District,

"P'

CN

Beijing 100088

50

55

Date of mailing of the international search report

Authorized officer

Telephone No.

06 May 2023

	INTERNATIONAL SEARCH REPORT						International application No.	
5	Information on patent family members						PCT/CN2022/128700	
ا			B 18 3 1 .				1	
		nt document n search report		Publication date (day/month/year)	Pate	ent family mem	ber(s)	Publication date (day/month/year)
	CN	1773334	A	17 May 2006	JP	2006139092	2 A	01 June 2006
					JP	4274108	B B2	03 June 2009
10					US	200610290	5 A1	18 May 2006
					US	7335913	3 B2	26 February 2008
					TW	200627036	5 A	01 August 2006
					TWI	310540) В	01 June 2009
					KR	20060052276		19 May 2006
15					KR	100755228	B B1	04 September 2007
	CN	106483717	A	08 March 2017	KR	20220124669		14 September 2022
					US	2017059900		02 March 2017
					US	10725342		28 July 2020
					EP	3136164		01 March 2017
20					EP	3136164		08 April 2020
					KR	20170025816		08 March 2017
					KR	10243984		01 September 2022
	CN	110970484	A	07 April 2020	US	202119377	7 A1	24 June 2021
	CN	217562567	U	11 October 2022		None		
25	US	11049436	В1	29 June 2021	KR	2021010255	1 A	20 August 2021
	WO	2022198650	A1	29 September 2022		None		
30								
0.5								
35								
40								
45								
50								
55								

Form PCT/ISA/210 (patent family annex) (July 2022)