### (11) EP 4 586 759 A1

### (12)

### **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 16.07.2025 Bulletin 2025/29

(21) Application number: 25150137.5

(22) Date of filing: 03.01.2025

(51) International Patent Classification (IPC): H10B 61/00 (2023.01) H10B 63/00 (2023.01)

(52) Cooperative Patent Classification (CPC): H10B 61/22; H10B 63/30

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR

**Designated Extension States:** 

BA

**Designated Validation States:** 

**GE KH MA MD TN** 

(30) Priority: 09.01.2024 KR 20240003866

(71) Applicant: SAMSUNG ELECTRONICS CO., LTD. Yeongtong-gu
Suwon-si, Gyeonggi-do 16677 (KR)

(72) Inventors:

SONG, Jung-Hak
 16677 Suwon-si, Gyeonggi-do (KR)

 SHIN, Hyun-Jin 16677 Suwon-si, Gyeonggi-do (KR)

LEE, Junsuk
 16677 Suwon-si, Gyeonggi-do (KR)

 LEE, Chanho 16677 Suwon-si, Gyeonggi-do (KR)


(74) Representative: Kuhnen & Wacker
Patent- und Rechtsanwaltsbüro PartG mbB
Prinz-Ludwig-Straße 40A
85354 Freising (DE)

#### (54) SEMICONDUCTOR MEMORY DEVICE INCLUDING MEMORY CELLS

(57) A semiconductor memory device includes a first memory cell (MC1) including a first variable resistor element (VR1) and a first cell transistor (CT1) connected to the first variable resistor element (VR1) through a first source-drain electrode (SD1), a substrate (200) having a first surface (201) connected to the second source-drain electrode (SD2) of the first cell transistor (CT1) and a

second surface (202) opposing the first surface (201), a first bitline (BL1) connected to the first source-drain electrode (SD1) of the first cell transistor (CT1) through the first variable resistor element (VR1), and a first source line (SL1) disposed on the second surface (202) of the substrate (200) and connected to the second source-drain electrode (SD2).





30

40

45

50

55

### 1. Technical Field

**[0001]** Example embodiments are directed to a semiconductor memory device, and more particularly, to a nonvolatile semiconductor memory device configured to reduce read margin errors.

1

#### 2. Discussion of Related Art

**[0002]** A nonvolatile semiconductor memory device retains stored data even when not powered. Examples of the nonvolatile semiconductor memory device include a magnetic random access memory (MRAM) and a resistive random access memory.

**[0003]** The MRAM stores data in a memory cell using a change in resistance of a magnetic tunnel junction (MTJ) element. The resistance of the MTJ element varies depending on whether a magnetization direction of a free layer is the same as that of a pinned layer.

**[0004]** The RRAM stores data using a resistance change caused by the movement of oxygen vacancies. An RRAM may have different resistances depending on the characteristics of a resistance change caused by a change of a magnetic field formed in an insulating layer disposed between two metal layers.

**[0005]** Recently, with the increasing demand for miniaturization, high integration, and the development of fine processes for semiconductor memory devices, the size (or width) of metal lines for a read or write operation of a memory device is also decreasing.

**[0006]** However, in a structure of a memory cell, the resistance of a metal line is increased as a size of the metal line is decreased. The increased resistance may reduce a read margin for a memory device. In addition, when the resistance of the metal line is increased, a mismatch in the read margin may occur between memory cells close to a sense amplifier and memory cells distant from the sense amplifier. Thus, a read operation may not be performed normally.

#### **SUMMARY**

**[0007]** Example embodiments provide a semiconductor memory device for significantly reducing the resistance of metal lines in memory cell arrays and effects caused by the resistance of the metal lines.

**[0008]** According to an example embodiment, a semiconductor memory device includes a first memory cell, a substrate, a first bitline, and a first source line. The first memory cell includes a first variable resistor element and a first cell transistor connected to the first variable resistor element through a first source-drain electrode. The substrate includes a first surface connected to the second source-drain electrode of the first cell transistor and a second surface that opposes the first surface. The first bitline is connected to the first source-drain electrode of

the first cell transistor through the first variable resistor element. The first source line is disposed on the second surface of the substrate to have a first width and is connected to the second source-drain electrode.

**[0009]** According to an example embodiment, a semiconductor memory device includes a memory cell array, a first bitline, a first source line and a substrate. The memory cell array includes a plurality of memory cells, each including a variable resistor element and a cell transistor.

The first bitline and the first source line are connected to a first memory cell, among the plurality of memory cells. The substrate is connected between the first memory cell and the first source line. The substrate includes a first surface adjacent a first cell transistor and a second surface opposing the first surface. The first bitline is connected to the first cell transistor through a first variable resistor element of the first memory cell. The first source line is disposed on the second surface of the substrate

and is connected to the first cell transistor.

[0010] According to an example embodiment, a semiconductor memory device includes a first memory cell, a substrate, a first bitline, a first wordline and a first additional wordline. The first memory cell includes a first variable resistor element and a first cell transistor connected to the first variable resistor element through a first source-drain electrode. The substrate includes a first surface connected to a second source-drain electrode of the first cell transistor and a second surface opposing the first surface. The first bitline is connected to the first source-drain electrode of the first cell transistor through the first variable resistor element. The first wordline is disposed on the first surface to connect to a first gate electrode of the first cell transistor. The first additional wordline is disposed on the second surface of the substrate and connected to the first gate electrode.

#### BRIEF DESCRIPTION OF DRAWINGS

**[0011]** The above and other aspects and features of the present disclosure will be more clearly understood from the following detailed description, taken in conjunction with the accompanying drawings.

FIG. 1 is a block diagram of a semiconductor memory device according to an example embodiment.

FIG. 2 is a diagram illustrating a configuration of a first memory cell included in a memory cell array according to an example embodiment.

FIG. 3A is a diagram illustrating a first memory cell including a first variable resistor element according to an example embodiment.

FIG. 3B is a diagram illustrating a first memory cell including a first variable resistor element according to an example embodiment.

FIG. 4A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment.

FIG. 4B is a bottom view illustrating a second surface

30

35

40

of the substrate of FIG. 4A on which a first source line is disposed.

FIG. 4C is a cross-sectional view of the substrate of FIGS. 4A and 4B, taken along line A-A'.

FIG. 5A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment.

FIG. 5B is a bottom view illustrating a second surface of the substrate of FIG. 5A on which a first source line is disposed.

FIG. 5C is a cross-sectional view of the substrate of FIGS. 5A and 5B, taken along line B-B'.

FIG. 6A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment.

FIG. 6B is a bottom view illustrating a second surface of the substrate of FIG. 6A on which a first additional wordline and a second additional wordline are disposed.

FIG. 6C is a cross-sectional view of the substrate of FIGS. 6A and 6B, taken along line C-C'.

FIG. 7A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment.

FIG. 7B is a bottom view illustrating a second surface of the substrate of FIG. 7A on which a first additional wordline and a second additional wordline are disposed.

FIG. 7C is a cross-sectional view of the substrate of FIGS. 7A and 7B, taken along line D-D'.

FIG. 7D is a cross-sectional view of the substrate in FIGS. 7A and 7B, taken along line E-E'.

FIG. 8A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment.

FIG. 8B is a bottom view illustrating a second surface of the substrate of FIG. 8A on which a first additional wordline and a first source line are disposed.

FIG. 8C is a cross-sectional view of the substrate of FIGS. 8A and 8B, taken along line F-F'.

FIG. 9 is a circuit diagram illustrating a configuration in which a control logic circuit according to an example embodiment reads data, stored in a memory cell array, using a sense amplifier.

#### **DETAILED DESCRIPTION**

**[0012]** Hereinafter, example embodiments will be described with reference to the accompanying drawings.

**[0013]** FIG. 1 is a block diagram of a semiconductor memory device according to an example embodiment. FIG. 2 is a diagram illustrating a configuration of a first memory cell included in a memory cell array according to an example embodiment.

**[0014]** Referring to FIG. 1, a semiconductor memory device 100 according to an example embodiment includes a memory cell array 110, a row decoder 121 (e.g., a first decoder circuit), a column decoder 122

(e.g., a second decoder circuit), and a control logic circuit 150.

**[0015]** According to an example embodiment, the semiconductor memory device 100 includes a memory cell array 110 including a plurality of memory cells MC1 to MCn.

**[0016]** For example, the memory cell array 110 may include a plurality of memory cells MC1, MC2 to MCn disposed in a matrix of rows and columns. Each of the plurality of memory cells MC1, MC2 to MCn may be connected to a plurality of wordlines WL1 to WLn, a plurality of bitlines BL1 to BLn, and a plurality of source lines SL1 to SLn (where n is a positive integer).

[0017] According to an example embodiment, the memory cell array 110 includes nonvolatile memory cells. [0018] For example, the memory cell array 110 may include a plurality of memory cells MC1 to MCn, which are resistive memory cells such as phase change random access memory (PRAM) cells or resistance RAM (RRAM) cells, nano floating gate memory (NFGM) cells, polymer RAM (PoRAM) cells, magnetic RAM (MRAM) cells, or ferroelectric RAM (FRAM) cells.

**[0019]** In addition, according to an example embodiment, the memory cell array 110 may include spin transfer torque magneto resistive RAM (STT-MRAM) cells.

**[0020]** In the following, an example will be provided in which the memory cell array 110 includes memory cells including an STT-MRAM or an RRAM.

**[0021]** At least a portion of the plurality of memory cells MC1, MC2 to MCn may be selected by a row address XADD and a column address YADD.

**[0022]** For example, at least one wordline may be selected by the row address XADD. In addition, at least one bitline and at least one source line may be selected by the column address YADD.

**[0023]** For example, among the plurality of memory cells MC1, MC2 to MCn, a memory cell connected to a wordline selected by the row address XADD and a bitline and a source line selected by the column address YADD may be selected.

**[0024]** According to an example embodiment, the semiconductor memory device 100 includes the row decoder 121 selecting at least a portion of the plurality of wordlines WL1 to WLn.

[0025] For example, the row decoder 121 may decode the row address XADD to activate a corresponding wordline, among the wordlines WL1 to WLn.

[0026] In addition, the semiconductor memory device 100 may include the column decoder 122 that selects at least a portion of the plurality of bitlines BL1 to BLn and the plurality of source lines SL1 to SLn that correspond to each other.

**[0027]** In addition, the semiconductor memory device 100 may include the control logic circuit 150 connected to the row decoder 121 and the column decoder 122.

**[0028]** The control logic circuit 150 according to an example embodiment may receive a command, an address, or write data from a processor or memory con-

troller. The control logic circuit 150 may generate various control signals (for example, a row address XADD and a column address YADD) used for an access operation to the memory cell array 110, such as program operations or read operations, in response to the command and the address.

**[0029]** For example, the control logic circuit 150 may execute software (or programs) to control at least one other component (for example, the row decoder 121 or the column decoder 122 of the semiconductor memory device 100) and perform various data processing or operations. The control logic circuit 150 may include a central processing unit or a microprocessor, and may control the overall operation of the semiconductor memory device 100. Therefore, it may be understood that the operations performed by the semiconductor memory device 100 are performed under the control of the control logic circuit 150.

**[0030]** According to an example embodiment, the control logic circuit 150 includes an algorithm for controlling at least a portion of the row decoder 121 and the column decoder 122. For example, the algorithm may be software code programmed in the control logic circuit 150. For example, the algorithm may be hard-coded in the control logic circuit 150, but example embodiments are not limited thereto.

[0031] According to the algorithm, the control logic circuit 150 may store data in each of the plurality of memory cells MC1, MC2 to MCn or read the data stored in each of the plurality of memory cells MC1, MC2 to MCn. [0032] According to an example embodiment, the control logic circuit 150 may apply write current to a memory cell, selected through the row decoder 121 and the column decoder 122, to store data.

**[0033]** In addition, the control logic circuit 150 may apply read current to a memory cell, selected through the row decoder 121 and the column decoder 122, to read the data stored in the selected memory cell.

**[0034]** For example, the control logic circuit 150 may determine a resistance value of at least a portion of the memory cells included in the memory cell array 110.

**[0035]** In addition, the control logic circuit 150 may read data stored in a memory cell based on the determined resistance value.

[0036] The plurality of memory cells MC1, MC2 to MCn included in the memory cell array 110 may have different resistance values depending on the applied current or voltage. In addition, the plurality of memory cells MC1, MC2 to MCn may store different data depending on the resistance value.

[0037] Accordingly, each of the plurality of memory cells MC1 to MCn included in the memory cell array 110 according to example embodiments may be referred to as a resistive memory cell. In addition, the semiconductor memory device 100 according to example embodiments may be referred to as a resistive memory device. [0038] Referring to FIG. 2, a semiconductor memory device 100 (or a memory cell array 110) according to an

example embodiment may include a first memory cell MC1 and a substrate 200.

**[0039]** The first memory cell MC1 may be connected between a substrate 200 and a first bitline BL1. For example, the first memory cell MC1 may be connected between a first bitline BL1 and a first surface 201 of the substrate 200.

**[0040]** According to an example embodiment, the first memory cell MC1 includes a first variable resistor element VR1 connected to the first bitline BL1.

**[0041]** The first variable resistor element VR1 may include a plurality of layers L1, L2, and L3.

**[0042]** The first variable resistor element VR1 may be connected to the first bitline BL1 through a first surface of the first layer L1.

**[0043]** In addition, the first variable resistor element VR1 may have different resistance values depending on the current applied from at least a portion of the first bitline BL1, the first source line SL1, and the first wordline WL1.

**[0044]** According to an example embodiment, the control logic circuit 150 determines the data stored in the first variable resistor element VR1 based on the resistance value of the first variable resistor element VR1.

**[0045]** For example, the control logic circuit 150 may determine the data stored in the first variable resistor element VR1 based on a resistance value formed by at least a portion of the plurality of layers L1, L2, and L3.

**[0046]** For example, the control logic circuit 150 may read the data "1" when the first variable resistor element VR1 has a high resistance value (or a resistance value higher than a threshold) due to the current applied from at least a portion of the first bitline BL1, the first source line SL1, and the first wordline WL1.

[0047] For example, the control logic circuit 150 may read the data "0" when the first variable resistor element VR1 has a low resistance value (or resistance value lower than or equal to the threshold) due to the current applied from at least a portion of the first bitline BL1, the first source line SL1, and the first wordline WL1.

O [0048] While this example describes how the control logic circuit 150 may determine the data stored in the first variable resistor element VR1 based on the resistance value of the first variable resistor element VR1, example embodiments are not limited thereto.

[0049] In addition, the first memory cell MC1 according to an example embodiment includes a first cell transistor CT1 connected between the first variable resistor element VR1 and the substrate 200.

**[0050]** For example, the first memory cell MC1 may include a first cell transistor CT1 connected between the first variable resistor element VR1 and the first surface 201 of the substrate 200.

**[0051]** A first source-drain electrode SD1 of the first cell transistor CT1 may be connected to the first variable resistor element VR1. For example, the first source-drain electrode SD1 of the first cell transistor CT1 may be connected to the first variable resistor element VR1 through one surface of the second layer L2.

**[0052]** For example, the first variable resistor element VR1 may be connected between the first bitline BL1 and the first source-drain electrode SD1 of the first cell transistor CT1. In addition, the first bitline BL1 may be connected to the first source-drain electrode SD1 of the first cell transistor CT1 through the first variable resistor element VR1.

**[0053]** A second source-drain electrode SD2 of the first cell transistor CT1 may be connected to the first surface 201 of the substrate 200.

[0054] In addition, the semiconductor memory device 100 according to an example embodiment may include a first source line SL1 disposed on a second surface 202 parallel to the first surface 201 of the substrate 200. For example, the semiconductor memory device 100 may include a first source line SL1 formed on the second surface 202 of the substrate 200 with a first width W1.

**[0055]** The second source-drain electrode SD2 of the first cell transistor CT1 may be connected to the first source line SL1 formed on the second surface 202 of the substrate 200.

**[0056]** In an embodiment, the second source-drain electrode SD2 is connected to the first source line SL1 formed on the second surface 202 of the substrate 200 through a back contact (or a conductive via) formed inwardly of the substrate 200 from the second surface 202.

**[0057]** In another embodiment, the second sourcedrain electrode SD2 is connected to the first source line SL1 formed on the second surface 202 of the substrate 200 through a back contact (or a conductive via) formed to penetrate through at least a portion of the substrate 200 from the second surface 202.

**[0058]** Accordingly, the first source line SL1 formed on the second surface 202 of the substrate 200 may be connected to the second source-drain electrode SD2 of the first cell transistor CT1. In addition, the first source line SL1 may be connected to the first variable resistor element VR1 through the first cell transistor CT1.

**[0059]** In addition, the first gate electrode G1 of the first cell transistor CT1 may be connected to the first wordline WL1.

**[0060]** According to an example embodiment, the first cell transistor CT1 may be controlled based on a voltage applied through a first gate electrode G1 from the first wordline WL1.

**[0061]** For example, the first cell transistor CT1 may be turned on or off based on the voltage applied from the first wordline WL1.

**[0062]** For example, the first wordline WL1 may be formed on the first surface 201. For example, the first wordline WL1 may be formed at a predetermined distance from the first surface 201.

**[0063]** Referring to the above-described configurations, a semiconductor memory device 100 according to an example embodiment may include a first memory cell MC1 and a first bitline BL1 disposed on the first surface 201 of the substrate 200.

**[0064]** In addition, the semiconductor memory device 100 may include a first source line SL1 disposed on the second surface 202, parallel to the first surface 201 of the substrate 200, to be connected to the first cell transistor CT1.

**[0065]** The first source line SL1 may have a relatively large area (or width) compared to the case in which it is formed on the first surface 201 together with the first memory cell MC1, the first wordline WL1, and the first bitline BL1.

**[0066]** Thus, the semiconductor memory device 100 according to an example embodiment may significantly reduce a resistance value of the first source line SL1.

**[0067]** In addition, referring to the above-described configurations, the first wordline WL1 and/or the first bitline BL1 may have a relatively large area (or width) compared to the case in which they are formed on the first surface 201 together with the first source line SL1.

**[0068]** Thus, the semiconductor memory device 100 according to an example embodiment may significantly reduce a resistance value of the first wordline WL1 and/or the first bitline BL1.

**[0069]** To sum up, the semiconductor memory device 100 may reduce the resistance value of the metal lines connected to the first memory cell MC1 through the first source line SL1 disposed on the second surface 202.

**[0070]** Due to the above-described configurations, the semiconductor memory device 100 may increase the power efficiency of the operation of reading the data stored in the first memory cell MC1.

**[0071]** For example, the semiconductor memory device 100 may reduce a read margin for the first memory cell MC1.

**[0072]** In addition, referring to the above-described configurations, the first memory cell MC1 may have a relatively small area compared to the case in which the first bitline BL1 and the first source line SL1 are formed together on the first surface 201.

**[0073]** As a result, the semiconductor memory device 100 according to an example embodiment may significantly reduce a size of the first memory cell MC1.

[0074] FIG. 3A is a diagram illustrating a first memory cell including a first variable resistor element according to an example embodiment, and FIG. 3B is a diagram illustrating a first memory cell including a first variable resistor element according to an example embodiment. [0075] Referring to FIGS. 3A and 3B, a first memory cell MC1a or MC1b according to an example embodiment may include a first variable resistor element 310 or 320 having different resistance values depending on current applied from at least one of a first bitline BL1, a first source line SL1, and a first wordline WL1.

**[0076]** The first memory cells MC1a and MC1b and the first variable resistor elements 310 and 320 illustrated in FIGS. 3A and 3B may each be understood as an example of the first memory cell MC1 and the first variable resistor element VR1 illustrated in FIG. 2.

[0077] Referring to FIG. 3A, the first variable resistor

40

45

element 310 may include a first magnetic layer 311 and a second magnetic layer 312. In addition, the first variable resistor element 310 may include a tunnel layer 313 disposed between the first magnetic layer 311 and the second magnetic layer 312.

**[0078]** In an embodiment, a magnetization direction of the second magnetic layer 312 is fixed. In addition, a magnetization direction of the first magnetic layer 311 may be parallel to or antiparallel to the magnetization direction of the second magnetic layer 312 depending on the conditions.

[0079] Therefore, for example, the first magnetic layer 311 may be referred to a free layer, and the second magnetic layer 312 may be referred to as a pinned layer. [0080] During a read operation on the first memory cell MC1, the control logic circuit 150 may apply a logic high voltage to the first wordline WL1. The first cell transistor CT1 may be turned on in response to the logic high voltage applied to the first wordline WL1.

**[0081]** In addition, the control logic circuit 150 may apply a read current to the first source line SL1 in a direction of the first bitline BL1 to measure a resistance value of the first variable resistor element 310. The control logic circuit 150 may determine the data stored in the first variable resistor element 310, based on the measured resistance value.

**[0082]** For example, when the magnetization direction of the first magnetic layer 311 is parallel to the magnetization direction of the second magnetic layer 312, the first variable resistor element 310 may have a low resistance value. In an example embodiment, the control logic circuit 150 may read data "0" from the first variable resistor element 310 when the first variable resistor element 310 has the low resistance value.

**[0083]** For example, when the magnetization direction of the first magnetic layer 311 is antiparallel to the magnetization direction of the second magnetic layer 312, the first variable resistor element 310 may have a high resistance value. In an example embodiment, the control logic circuit 150 may read data "1" from the first variable resistor element 310 when the first variable resistor element 310 has the high resistance value.

**[0084]** Accordingly, in an example embodiment, the first variable resistor element 310 may be referred to as a magnetic tunnel junction (MTJ) element. In addition, the first memory cell MC1a may be referred to as an MRAM memory cell.

[0085] While the first magnetic layer 311 and the second magnetic layer 312 of the first variable resistor element 310 are illustrated in FIG. 3 as horizontal magnetic elements, but example embodiments are not limited thereto. For example, the first magnetic layer 311 and the second magnetic layer 312 may be implemented as vertical magnetic elements.

**[0086]** Referring to FIG. 3B, the first variable resistor element 320 may include a first metal layer 321 and a second metal layer 322. In addition, the first variable resistor element 320 may include an insulating layer

323 formed between the first metal layer 321 and the second metal layer 322.

**[0087]** The control logic circuit 150 may apply a voltage to the first bitline BL1. Thus, the control logic circuit 150 may generate a potential difference between the first bitline BL1 and the first source line SL1.

**[0088]** A potential difference may be generated between the first metal layer 321 and the second metal layer 322 by the potential difference between the first bitline BL1 and the first source line SL1.

**[0089]** In addition, the first variable resistor element 320 may have different resistance values depending on a magnetic field E formed in the insulating layer 323 by the potential difference between the first metal layer 321 and the second metal layer 322.

**[0090]** For example, when no conductive path is formed in the insulating layer 323 by the potential difference between the first metal layer 321 and the second metal layer 322, the first variable resistor element 320 may have a high resistance value. In an example embodiment, the control logic circuit 150 may read data "0" from the first variable resistor element 320 when the first variable resistor element 320 has the high resistance value.

[0091] For example, when a conductive path is formed in the insulating layer 323 by the potential difference between the first metal layer 321 and the second metal layer 322, the first variable resistor element 320 may have a low resistance value. In an example embodiment, the control logic circuit 150 may read data "1" from the first variable resistor element 320 when the first variable resistor element 320 has the low resistance value.

**[0092]** Accordingly, in an example embodiment, the first variable resistor element 320 may be referred to as a metal-insulator-metal (MIM) element. In addition, the first memory cell MC1b may be referred to as an RRAM memory cell.

**[0093]** Referring to the above-described configurations, the first memory cell MC1a or MC1b according to an example embodiment may be referred to as an MRAM memory cell or an RRAM memory cell including a resistive element.

**[0094]** In addition, according to an example embodiment, the first cell transistor CT1, the first variable resistor element 310 or 320, the first wordline WL1, and the first bitline BL1 may be disposed on a first surface 201 of the substrate 200.

**[0095]** For example, at least a portion of the first cell transistor CT1, the first variable resistor element 310 or 320, the first wordline WL1, and the first bitline BL1 may be disposed adjacent to the first surface 201 of the substrate 200.

**[0096]** In an embodiment, the first source line SL1 is disposed on the second surface 202 of the substrate 200, parallel to the first surface 201.

**[0097]** Accordingly, the first source line SL1 may have a relatively large width (or area) compared to the case in which it is formed together with the first memory cell MC1,

20

40

45

the first wordline WL1, and the first bitline BL1 on the first surface 201 of the substrate 200.

**[0098]** Thus, the semiconductor memory device 100 according to an example embodiment may reduce the resistance value of the first source line SL1.

**[0099]** In addition, referring to the above-described configurations, the first wordline WL1 and/or the first bitline BL1 may have a relatively large width (or area) compared to the case in which it is formed together with the first source line SL1 on the first surface 201 of the substrate 200.

**[0100]** Thus, the semiconductor memory device 100 according to an example embodiment may significantly reduce the resistance value of the first wordline WL1 and/or the first bitline BL1.

**[0101]** Accordingly, due to the above-described configurations, the semiconductor memory device 100 may increase the power efficiency of the operation of reading the data stored in the first memory cell MC1a or MC1b. **[0102]** For example, the semiconductor memory device 100 may reduce a read margin for the first memory cell MC1a or MC1b.

**[0103]** FIG. 4A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment. FIG. 4B is a bottom view illustrating a second surface of the substrate of FIG. 4A on which a first source line is disposed. FIG. 4C is a cross-sectional view of the substrate of FIGS. 4A and 4B, taken along line A-A'.

**[0104]** Referring to FIGS. 4A to 4C, a memory cell array 110A according to an example embodiment includes a first memory cell MC1 and a second memory cell MC2 disposed adjacent to each other.

**[0105]** The memory cell array 110A and the first memory cell MC1 illustrated in FIGS. 4A to 4C may be understood as examples of the memory cell array 110 and the first memory cell MC1 illustrated in FIG. 2.

**[0106]** Therefore, the same or substantially the same components are represented by the same reference numerals, and redundant descriptions thereof will be omitted.

**[0107]** Referring to FIG. 4A, a memory cell array 110A according to an example embodiment includes a second memory cell MC2 disposed adjacent to the first memory cell MC1.

**[0108]** For example, the memory cell array 110A may include a second memory cell MC2 disposed adjacent to the first memory cell MC1 in a first direction (for example, a positive X-direction).

**[0109]** According to an example embodiment, a first bitline BL1, a second bitline BL2, a first wordline WL1, and a second wordline WL2 are formed on a first surface 201 of a substrate 200.

**[0110]** For example, each of the first wordline WL1 and the second wordline WL2 may be formed to extend in a second direction (for example, a positive Y-direction), perpendicular to the first direction (for example, the positive X-direction) on the first surface 201 of the substrate

200. For example, the first bitline BL1 may overlap the first source-drain electrode SD1 and the first wordline WL1; and the second bitline BL2 may overlap the second source-drain electrode SD2 and the second wordline WL2.

**[0111]** For example, the first bitline BL1 and the second bitline BL2 may be formed to extend in the first direction (for example, the positive X-direction).

**[0112]** However, shapes and arrangement of the first bitline BL1, the second bitline BL2, the first wordline WL1, and the second wordline WL2 are not limited to the above examples.

[0113] In addition, the first source-drain electrode SD1 to the third source-drain electrode SD3 may be formed through at least a portion of the surface and interior of the substrate 200. For example, the first source-drain electrode SD1 to the third source-drain electrode SD3 may be formed to extend inwardly of the substrate 200 from the first surface 201 of the substrate 200. For example, the first source-drain electrode SD1 to the third source-drain electrode SD3 may be located inside the substrate 200 and contact the first surface 201.

**[0114]** Referring to FIG. 4B, a first source line SL1 according to an example embodiment is disposed on a second surface 202 of the substrate 200. For example, the second surface 202 may oppose the first surface 201. **[0115]** For example, the first source line SL1 may be formed on the second surface 202 of the substrate 200 to have a first width W1 and extend in a first direction (for example, a positive X-direction). The first width W1 may be arranged in a second direction (for example, a Y-direction).

[0116] In an embodiment, the first source line SL1 is formed to penetrate through a region corresponding to each of a first memory cell MC1 and a second memory cell MC2 on the second surface 202 of the substrate 200. [0117] Referring to FIGS. 4A and 4B, the first source line SL1 according to an example embodiment is formed to overlap at least a portion of a first bitline BL1 and a second bitline BL2 when viewed from a third direction (for example, a positive Z-direction), perpendicular to the first direction (for example, the positive X-direction and a second direction (for example, a positive Y-direction).

**[0118]** Referring to FIG. 4C, a first memory cell MC1 according to an example embodiment includes a first variable resistor element VR1 connected to the first bitline BL1. The variable resistor element VR1 may be a variable resistor or a potentiometer.

**[0119]** The memory cell array 110A may include a first front contact FC1 disposed on a first surface 201 of the substrate 200. The first front contact FC1 may be a conductor or include a conductive material. In addition, the memory cell array 110A may include a first metal line ML1 stacked on the first front contact FC1.

**[0120]** According to an example embodiment, the first variable resistor element VR1 is disposed on a first metal line ML1. Therefore, the first variable resistor element VR1 may be connected to the first source-drain electrode

40

SD1 through the first metal line ML1 and the first front contact FC1.

**[0121]** Referring to FIG. 4C, a first memory cell MC1 according to an example embodiment includes a first variable resistor element VR1 connected to the first bitline BL1.

**[0122]** The memory cell array 110A may include a first front contact FC1 disposed on a first surface 201 of the substrate 200. In addition, the memory cell array 110A may include a first metal line ML1 stacked on the first front contact FC1.

**[0123]** According to an example embodiment, the first variable resistor element VR1 is disposed on a first metal line ML1. Therefore, the first variable resistor element VR1 may be connected to the first source-drain electrode SD1 through the first metal line ML1 and the first front contact FC1.

**[0124]** According to an example embodiment, at least a portion of the first metal line ML1 and the first front contact FC1 are omitted. Therefore, the first variable resistor element VR1 may be connected to the first source-drain electrode SD1 through at least a portion of the first metal line ML1 and the first front contact FC1.

**[0125]** In addition, the first bitline BL1 may be connected to the first source-drain electrode SD1 through the first variable resistor element VR1, the first metal line ML1, and the first front contact FC1.

**[0126]** For example, the first variable resistor element VR1 may be connected between the first bitline BL1 and the first source-drain electrode SD1.

**[0127]** Referring to FIGS. 2 and 4C, the first source-drain electrode SD1, the first gate electrode G1, and the second source-drain electrode SD2 may constitute a first cell transistor CT1.

**[0128]** A first gate electrode G1 of the first cell transistor CT1 may be connected to the first wordline WL1 disposed on the first surface 201 of the substrate 200.

**[0129]** In addition, the second source-drain electrode SD2 of the first cell transistor CT1 may be connected to the first source line SL1 disposed on the second surface 202 of the substrate 200.

**[0130]** In an embodiment, the second source-drain electrode SD2 of the first cell transistor CT1 is connected to the first source line SL1 through a first back contact BC1 penetrating through at least a portion of an interior of the substrate 200 via the second surface 202 of the substrate 200. The first back contact BC1 may be conductor or include a conductive material.

[0131] In addition, a second memory cell MC2 according to an example embodiment includes a second variable resistor element VR2 connected to the second bitline BL2. For example, the second variable resistor element VR2 may be a variable resistor or a potentiometer. [0132] The memory cell array 110A may include a

**[0132]** The memory cell array 110A may include a second front contact FC2 disposed on the first surface 201 of the substrate 200. In addition, the memory cell array 110A may include a second metal line ML2 stacked on the second front contact FC2. The second front con-

tact FC2 may be conductor or include a conductive material.

[0133] According to an example embodiment, the second variable resistor VR2 is disposed on the second metal line ML2. Accordingly, the second variable resistor VR2 may be connected to a third source-drain electrode SD3 through the second metal line ML2 and the second front contact FC2.

**[0134]** However, according to an example embodiment, at least a portion of the second metal line MI,2 and the second front contact FC2 is omitted. Therefore, the second variable resistor VR2 may be connected to the third source-drain electrode SD3 through at least a portion of the second metal line ML2 and the second front contact FC2.

**[0135]** The second bitline BL2 may be connected to the third source-drain electrode SD3 through the second variable resistor VR2, the second metal line ML2, and the second front contact FC2.

20 [0136] For example, the second variable resistor VR1 may be connected between the second bitline BL2 and the third source-drain electrode SD3.

**[0137]** Referring to FIG. 1 and FIG. 4C, the second source-drain electrode SD2, the second gate electrode G2, and the third source-drain electrode SD3 may constitute the second cell transistor CT2.

**[0138]** Accordingly, the second gate electrode G2 of the second cell transistor CT2 may be connected to the second wordline WL2 disposed on the first surface 201 of the substrate 200.

**[0139]** In addition, the second source-drain electrode SD2 of the second cell transistor CT2 may be connected to the first source line SL1 disposed on the second surface 202 of the substrate 200.

[0140] For example, the second source-drain electrode SD2 of the second cell transistor CT2 may be connected to the first source line SL1 through a first back contact BC1.

**[0141]** Referring to the above configurations, the first cell transistor CT1 and the second cell transistor CT2 according to an embodiment share the second source-drain electrode SD2. Additionally, the first memory cell MC1 and the second memory cell MC2 may share the first source line SL1.

45 [0142] Accordingly, a semiconductor memory device 100 according to an example embodiment may include a memory cell array 110A having a relatively small area compared to the case in which a source line for each of the first memory cell MC1 and the second memory cell MC2 is additionally provided. For example, since the first memory cell MC1 and the second memory cell MC2 share the first source line SL1, only one source line is needed instead of two source lines to support two memory cells.

55 [0143] In addition, the semiconductor memory device 100 may include a memory cell array 110A having a relatively small area compared to the case in which the first bitline BL1, the second bitline BL2, the first wordline

WL1, the second wordline WL2, and the first source line SL1 are disposed together on the first surface 201.

15

**[0144]** Each of the first bitline BL1, the second bitline BL2, the first wordline WL1, the second wordline WL2, and the first source line SL1 may have a relatively large area compared to the case in which they are disposed together on the first surface 201.

**[0145]** At least a portion of the first front contact FC1, the second front contact FC2, and the first back contact BC1 may have a relatively large area compared to the case in which the first bitline BL1, the second bitline BL2, the first wordline WL1, the second wordline WL2, and the first source line SL1 are disposed together on the first surface 201.

**[0146]** Thus, the semiconductor memory device 100 may reduce a resistance value of at least a portion of the components included in each memory cell (for example, MC1 or MC2). For example, a resistance value of the semiconductor memory device 100 may be a first value when it includes the memory cell arrays according to embodiments of the inventive concept described herein, but a second value higher than the first value when it includes previous memory cell arrays.

**[0147]** As a result, the semiconductor memory device 100 may increase the power efficiency of an operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110A.

**[0148]** FIG. 5A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment, FIG. 5B is a bottom view illustrating a second surface of the substrate of FIG. 5A on which a first source line is disposed, and FIG. 5C is a cross-sectional view of the substrate of FIGS. 5A and 5B, taken along line B-B'.

**[0149]** Referring to FIG. 5A to FIG. 5C, a memory cell array 110B according to an example embodiment includes a second source line SL2 disposed on a first surface 201 and a first source line SL1 disposed on a second surface 202.

[0150] The memory cell array 110B and the first memory cell MC1 illustrated in FIG. 5A to FIG. 5C may be understood as examples of the memory cell array 110 and the first memory cell MC1 illustrated in FIG. 2. Additionally, the second memory cell MC2 illustrated in FIG. 5A to FIG. 5C may be understood as examples of the second memory cell MC2 illustrated in FIG. 4A to FIG. 4C.

**[0151]** Therefore, the same or substantially the same components are represented by the same reference numerals, and redundant descriptions thereof will be omitted.

**[0152]** According to an example embodiment, the memory cell array 110B includes a second memory cell MC2 disposed adjacent to the first memory cell MC1. For example, the memory cell array 110B may include a second memory cell MC2 disposed adjacent to the first memory cell MC1 in a first direction (for example, a positive X-direction).

[0153] According to an example embodiment, a first

bitline BL1, a second bitline BL2, a first wordline WL1, a second wordline WL2, and a second source line SL2 are formed on a first surface 201 of a substrate 200.

[0154] In an embodiment, the second source line SL2 is formed on the first surface 201. The second source line SL2 may extend in the first direction (for example, the positive X-direction). In an embodiment, the second source line SL2 has a second width W2 in the second direction and the second width W2 is smaller than the first width W1.

**[0155]** In addition, a first source-drain electrode SD1 to a third source-drain electrode SD3 may be formed through at least a portion of the surface and an interior of the substrate 200. For example, the first source-drain electrode SD1 to the third source-drain electrode SD3 may be formed to extend inwardly of the substrate 200 from the first surface 201. For example, the first source-drain electrode SD1 to the third source-drain electrode SD3 may extend into an interior of the substrate 200.

**[0156]** Referring to FIG. 5B, the first source line SL1 according to an example embodiment is disposed on the second surface 202 of the substrate 200.

**[0157]** For example, the first source line SL1 may be formed on the second surface 202 of the substrate 200, and may extend in the first direction (for example, the positive X-direction) with a first width W1.

**[0158]** Referring to FIG. 5A and FIG. 5B, the second source line SL2 according to an example embodiment is formed to have a second width W2 smaller than the first width W1 of the first source line SL1. The widths W1 and W2 may be in the first direction (e.g., the Y-direction).

**[0159]** Referring to FIG. 5C, the first memory cell MC1 according to an example embodiment includes a first variable resistor VR1 connected to the first bitline BL1.

[0160] According to an example embodiment, the first variable resistor VR1 is connected to the first source-drain electrode SD1 through the first metal line ML1 and the first front contact FC1. In addition, the first bitline BL1 may be connected to the first source-drain electrode SD1 through the first variable resistor VR1, the first metal line ML1, and the first front contact FC1.

**[0161]** The second memory cell MC2 according to an example embodiment includes a second variable resistor VR2 connected to the second bitline BL2.

45 [0162] According to an example embodiment, the second variable resistor VR2 is connected to the third source-drain electrode SD3 through the second metal line MI,2 and the second front contact FC2. In addition, the second bitline BL2 may be connected to the third source-drain electrode SD3 through the second variable resistor VR2, the second metal line ML2, and the second front contact FC2.

[0163] In an embodiment, the memory cell array 110B includes a connecting member CM formed to penetrate through the substrate 200. For example, the memory cell array 110B may include a connecting member CM formed to penetrate through the substrate 200 from the second surface 202. In an embodiment, the connecting

20

40

45

member CM is a conductor or includes a conductive material.

**[0164]** The connecting member CM may be connected to the first source line SL1 through the second surface 202. In addition, the connecting member CM may be connected to a third front contact FC3 disposed on the first surface 201 through the first surface 201.

**[0165]** The second source line SL2 may be disposed on the third front contact FC3.

**[0166]** Accordingly, the first source line SL1 and the second source line SL2 may be connected to each other through the connecting member CM and the third front contact FC3 penetrating through the substrate 200. In an embodiment, the connecting member CM is a conductor or a conductive element.

**[0167]** For example, the connecting member CM may be referred to as small power tap cell (sPTC), but example embodiments are not limited thereto.

**[0168]** Referring to FIG. 2 and FIG. 5C, the first source-drain electrode SD1, the first gate electrode G1, and the second source-drain electrode SD2 may constitute a first cell transistor CT1.

**[0169]** A first gate electrode G1 of the first cell transistor CT1 may be connected to the first wordline WL1 disposed on the first surface 201 of the substrate 200.

**[0170]** Referring to FIG. 1 and FIG. 5C, the second source-drain electrode SD2, the second gate electrode G2, and the third source-drain electrode SD3 may constitute a second cell transistor CT2.

**[0171]** The second gate electrode G2 of the second cell transistor CT2 may be connected to the second wordline WL2 disposed on the first surface 201 of the substrate 200.

**[0172]** According to an example embodiment, the second source-drain electrode SD2 is connected to the first source line SL1 and the second source line SL2.

**[0173]** For example, the second source-drain electrode SD2 may be connected to the first source line SL1 and the second source line SL2 through the connecting member CM.

[0174] For example, the second source-drain electrode SD2 may be connected to the first source line SL1 disposed on the second surface 202 of the substrate 200 through at least a portion of the connecting member CM. In addition, the second source-drain electrode SD2 may be connected to the second source line SL2 disposed on the first surface 201 of the substrate 200 through at least a portion of the connecting member CM. [0175] Referring to the above-mentioned configurations, the first cell transistor CT1 and the second cell transistor CT2 according to an example embodiment may share the second source-drain electrode SD2. In addition, the first memory cell MC1 and the second memory cell MC2 may share the first source lines SL1 and second source lines SL2 connected to each other. [0176] Accordingly, the semiconductor memory device 100 according to an example embodiment may include a memory cell array 110B having a relatively small area

compared to the case in which source lines for each of the first memory cell MC1 and the second memory cell MC2 are additionally included.

[0177] In addition, the semiconductor memory device 100 may increase an area of the source lines connected to the first memory cell MC1 and the second memory cell MC2 through the source lines SL1 and SL2, respectively disposed on the first surface 201 and second surface 202 to each other.

**[0178]** Thus, the semiconductor memory device 100 may reduce the resistance values of the source lines SL1 and SL2 connected to each memory cell (for example, MC1 or MC2) of the memory cell array 110B.

**[0179]** As a result, the semiconductor memory device 100 according to an example embodiment may increase the power efficiency of an operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110B.

**[0180]** In addition, the semiconductor memory device 100 may enhance the accuracy of the operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110B.

[0181] FIG. 6A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment, FIG. 6B is a bottom view illustrating a second surface of the substrate of FIG. 6A on which a first additional wordline and a second additional wordline are disposed, and FIG. 6C is a cross-sectional view of the substrate of FIGS. 6A and 6B, taken along line C-C'.

**[0182]** Referring to FIG. 6A to FIG. 6C, a memory cell array 110C according to an example embodiment includes a first additional wordline AWL1 and a second additional wordline AWL2 formed on a second surface 202 of a substrate 200.

[0183] The memory cell array 110C and the first memory cell MC1 illustrated in FIGS. 6A to FIG. 6C may be understood as examples of the memory cell array 110 and the first memory cell MC1 illustrated in FIG. 2. In addition, the second memory cell MC2 illustrated in FIG. 6A to FIG. 6C may be understood as an example of the second memory cell MC2 illustrated in FIG. 4A to FIG. 4C. [0184] Therefore, the same or substantially the same components are represented by the same reference numerals, and redundant descriptions thereof will be

omitted.

[0185] According to an example embodiment, the memory cell array 110C includes the second memory

cell MC2 disposed adjacent to the first memory cell MC1.

**[0186]** A first bitline BL1, a second bitline BL2, a first wordline WL1, a second wordline WL2, and a first source line SL1 may be formed on a first surface 201 of the substrate 200.

**[0187]** For example, each of the first wordline WL1 and the second wordline WL2 may be formed to extend in a first direction (for example, a positive X-direction) perpendicular to a second direction (for example, a positive Y-direction), on the first surface 201 of the substrate 200.

**[0188]** In addition, for example, the first source line SL1 may be formed to extend in the first direction (for example, the positive X-direction) on the first surface 201.

**[0189]** In addition, the first source-drain electrode SD1 to the third source-drain electrode SD3 may be formed to extend inwardly of the substrate 200 from the first surface 201 of the substrate 200. For example, the first source-drain electrode SD1 to the third source-drain electrode SD3 may extend inside the substrate 200.

**[0190]** Referring to FIG. 6B, the first additional wordlines AWL1 and the second additional wordlines AWL2 according to an example embodiment are disposed on the second surface 202 of the substrate 200.

**[0191]** For example, each of the first additional wordlines AWL1 and the second additional wordlines AWL2 may be formed to extend in a second direction (for example, a positive Y-direction) on the second surface 202 of the substrate 200. The first additional wordlines AWL1 and the second additional wordlines AWL2 may be spaced from one another in the first direction (e.g., an X-direction).

**[0192]** However, the arrangement of the first additional wordlines AWL1 and the second additional wordlines AWL2 is not limited to the above-described example.

**[0193]** Referring to FIG. 6C, the first memory cell MC1 according to an example embodiment includes a first variable resistor element VR1 connected to the first bitline BL1.

**[0194]** According to an example embodiment, the first variable resistor element VR1 is connected to the first source-drain electrode SD1 through a first metal line ML1 and a first front contact FC1. In addition, the first bitline BL1 may be connected to the first source-drain electrode SD1 through the first variable resistor element VR1, the first metal line ML1, and the first front contact FC1.

**[0195]** For example, the first variable resistor element VR1 may be connected between the first bitline BL1 and the first source-drain electrode SD1.

**[0196]** In addition, the second memory cell MC2 according to an example embodiment includes a second variable resistor element VR2 connected to the second bitline BL2.

**[0197]** According to an example embodiment, the second variable resistor element VR2 is connected to the third source-drain electrode SD3 through the second metal line MI,2 and the second front contact FC2. In addition, the second bitline BL2 may be connected to the third source-drain electrode SD3 through the second variable resistor element VR2, the second metal line ML2, and the second front contact FC2.

**[0198]** For example, the second variable resistor element VR2 may be connected between the second bitline BL2 and the third source-drain electrode SD3.

**[0199]** Referring to FIG. 2 and FIG. 6C, the first source-drain electrode SD1, the first gate electrode G1, and the second source-drain electrode SD2 may constitute the first cell transistor CT1.

[0200] According to an example embodiment, a first

gate electrode G1 of the first cell transistor CT1 is connected to the first wordline WL1 and the first additional wordline AWL1.

**[0201]** For example, the first gate electrode G1 may be connected to the first wordline WL1 disposed on the first surface 201 of the substrate 200.

**[0202]** In addition, the first gate electrode G1 may be connected to the first additional wordline AWL1 disposed on the second surface 202 of the substrate 200.

**[0203]** In an embodiment, the first additional wordline AWL1 is connected to the first gate electrode G1 through a second back contact BC2 formed to extend inwardly of the substrate 200 through the second surface 202 of the substrate 200. For example, the second back contact BC2 may extend inside the substrate 200. The second back contact BC2 may be a conductor or include a conductive material.

**[0204]** In addition, the first source line SL1 may be connected to the second source-drain electrode SD2 through a third front contact FC3 formed on the first surface 201.

**[0205]** Referring to FIG. 1 and FIG. 6C, the second source-drain electrode SD2, the second gate electrode G2, and the third source-drain electrode SD3 may constitute a second cell transistor CT2.

**[0206]** According to an example embodiment, a second gate electrode G2 of the second cell transistor CT2 is connected to the second wordline WL2 and the second additional wordline AWL2.

**[0207]** For example, the second gate electrode G2 may be connected to the second wordline WL2 disposed on the first surface 201 of the substrate 200.

[0208] In addition, the second gate electrode G2 may be connected to the second additional wordline AWL2 disposed on the second surface 202 of the substrate 200. [0209] In an embodiment, the second additional wordline AWL2 is connected to the second gate electrode G2 through a third back contact BC3 formed to extend inwardly of the substrate 200 through the second surface 202 of the substrate 200. For example, the third back contact BC3 may extend inside the substrate 200. The third back contact BC3 may be a conductor or include a

**[0210]** Referring to the above-described configurations, each of the first memory cell MC1 and the second memory cell MC2 according to an example embodiment may be connected to a wordline having a large area.

conductive material.

**[0211]** For example, the first memory cell MC1 may be connected to the wordlines WL1 and AWL1 having a relatively large area, compared to the case in which it is connected to only the first wordline WL1 disposed on the first surface 201.

**[0212]** In addition, for example, the second memory cell MC2 may be connected to the wordlines WL2 and AWL2, each having a large area, compared to the case in which it is connected to only the second wordline WL2 disposed on the first surface 201.

[0213] For example, the semiconductor memory de-

50

vice 100 may increase an area of the wordline connected to each memory cell (for example, MC1 or MC2) through the additional wordlines AWL1 and AWL2 disposed on the second surface 202.

**[0214]** Thus, the semiconductor memory device 100 according to an example embodiment may reduce resistance values of the wordlines WL1, WL2, AWL1, and AWL2 connected to each memory cell (for example, MC1 or MC2) of the memory cell array 110C.

**[0215]** As a result, the semiconductor memory device 100 may increase power efficiency of an operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110C.

**[0216]** In addition, the semiconductor memory device 100 may enhance the accuracy of the operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110C.

**[0217]** FIG. 7A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment, FIG. 7B is a bottom view illustrating a second surface of the substrate of FIG. 7A on which a first additional wordline and a second additional wordline are disposed, FIG. 7C is a cross-sectional view of the substrate of FIGS. 7A and 7B, taken along line D-D', and FIG. 7D is a cross-sectional view of the substrate in FIGS. 7A and 7B, taken along line E-E'.

**[0218]** Referring to FIG. 7A to FIG. 7C, a memory cell array 110D according to an example embodiment may include a first additional wordline AWL1 and a second additional wordline AWL2 formed on a second surface 202 of a substrate 200.

**[0219]** At least a portion of the memory cell array 110D illustrated in FIG. 7A to FIG. 7C may be understood as an example of the components of the memory cell array 110C illustrated in FIG. 6A to FIG. 6C.

**[0220]** Therefore, the same or substantially the same components are represented by the same reference numerals, and redundant descriptions thereof will be omitted.

**[0221]** Referring to FIG. 7A, a first bitline BL1, a second bitline BL2, a first wordline WL1, a second wordline WL2, and a first source line SL1 may be disposed on a first surface 201 of a substrate 200. In addition, a memory cell array 110D according to an example embodiment includes a first metal member MM1 and a second metal member MM2 disposed on the first surface 201 of the substrate 200.

**[0222]** In addition, a first source-drain electrode SD1 to a fifth source-drain electrode SD5 may be formed through at least a portion of the surface and an interior of the substrate 200. For example, the first source-drain electrode SD1 to the fifth source-drain electrode SD5 may be formed to extend inwardly of the substrate 200 from the first surface 201 of the substrate 200. For example, the first source-drain electrode SD1 to the fifth source-drain electrode SD5 may extend inside the substrate 200.

**[0223]** The first source-drain electrode SD1 to the third source-drain electrode SD3 may be understood to have substantially the same configuration as the first source-drain electrode SD1 to the third source-drain electrode SD3 illustrated in FIG. 4A.

**[0224]** Referring to FIG. 7B, the first additional wordline AWL1 and the second additional wordline AWL2 according to an example embodiment may be disposed on a second surface 202 of the substrate 200.

**[0225]** Referring to FIG. 7C, the memory cell array 110D may include a first connecting member CM1 and a second connecting member CM2, each penetrating through the substrate 200.

**[0226]** The first connecting member CM1 may be formed to penetrate through a region corresponding to a fourth source-drain electrode SD4 in the substrate 200. In addition, the second connecting member CM2 may be formed to penetrate through a region corresponding to a fifth source-drain electrode SD5 in the substrate 200.

**[0227]** In addition, the memory cell array 110D may include a first metal member MM1 and a second metal member MM2, respectively connected to the first connecting member CM1 and the second connecting member CM2, on the first surface 201.

[0228] For example, the memory cell array 110D may include the first metal member MM1 connected to the first connecting member CM1 and the first wordline WL1 on the first surface 201.

**[0229]** In addition, the memory cell array 110D may include the second metal member MM2 connected to the second connecting member CM2 and the second wordline WL2 on the first surface 201.

**[0230]** The first wordline WL1 may be connected to the first additional wordline AWL1 through the first metal member MM1 and the first connecting member CM1.

**[0231]** The second wordline WL2 may be connected to the second additional wordline AWL2 through the second metal member MM2 and the second connecting member CM2.

40 [0232] For example, each of the first connecting member CM1 and the second connecting member CM2 may be referred to as a small power tap cell (sPTC), but example embodiments are not limited thereto. The connecting members CM1 and CM2 may be conductors or include a conductive material.

**[0233]** The first source line SL1 may be connected to the second source-drain electrode SD2 through the third front contact FC3 formed on the first surface 201 of the substrate 200.

[0234] Referring to FIG. 7D, the first memory cell MC1 according to an example embodiment includes a first variable resistor VR1 connected to the first bitline BL1.
 [0235] According to an example embodiment, the first variable resistor VR1 is connected to the first source-drain electrode SD1 through the first metal line ML1 and the first front contact FC1. In addition, the first bitline BL1 may be connected to the first source-drain electrode SD1 through the first variable resistor VR1, the first metal line

ML1, and the first front contact FC1.

**[0236]** The second memory cell MC2 according to an example embodiment includes a second variable resistor VR2 connected to the second bitline BL2.

**[0237]** According to an example embodiment, the second variable resistor VR2 is connected to the third source-drain electrode SD3 through the second metal line MI,2 and the second front contact FC2. In addition, the second bitline BL2 may be connected to the third source-drain electrode SD3 through the second variable resistor VR2, the second metal line ML2, and the second front contact FC2.

**[0238]** Referring to FIG. 2, FIG. 7C, and FIG. 7D, the first source-drain electrode SD1, the first gate electrode G1, and the second source-drain electrode SD2 may constitute a first cell transistor CT1.

**[0239]** A first gate electrode G1 of the first cell transistor CT1 may be connected to the first wordline WL1 and the first additional wordline AWL1.

**[0240]** For example, the first gate electrode G1 may be connected to the first wordline WL1 disposed on the first surface 201.

**[0241]** In addition, the first gate electrode G1 may be connected to the first additional wordline AWL1 disposed on the second surface 202.

**[0242]** For example, the first gate electrode G1 may be connected to the first additional wordline AWL1 through the first wordline WL1, the first connecting member CM1, and the first metal member MM1.

**[0243]** Referring to FIG. 1, FIG. 7C, and FIG. 7D, the second source-drain electrode SD2, the second gate electrode G2, and the third source-drain electrode SD3 may constitute a second cell transistor CT2.

**[0244]** The second gate electrode G2 of the second cell transistor CT2 may be connected to the second wordline WL2 and the second additional wordline AWL2.

**[0245]** For example, the second gate electrode G2 may be connected to the second wordline WL2 disposed on the first surface 201 of the substrate 200.

**[0246]** For example, the second gate electrode G2 may be connected to the second additional wordline AWL2 through the second wordline WL2, the second connecting member CM2, and the second metal member MM2.

**[0247]** Referring to the above-described configurations, each of the first memory cell MC1 and the second memory cell MC2 according to an example embodiment may be connected to wordlines having a large area.

**[0248]** For example, the first memory cell MC1 may be connected to the wordlines WL1 and AWL1 having a relatively large area compared to the case in which it is connected to only the first wordline WL1 disposed on the first surface 201.

**[0249]** For example, the second memory cell MC2 may be connected to wordlines having a relatively wide area compared to the case where it is only connected to the second wordline WL2 disposed on the first surface 201. **[0250]** For example, the semiconductor memory de-

vice 100 may increase an area of a wordline connected to each memory cell (for example, MC1 or MC2) through additional wordlines AWL1 and AWL2 disposed on the second surface 202.

[0251] The additional wordlines AWL1 and AWL2 may be connected to the wordlines WL1 and WL2 disposed on the first surface 201 through the connecting members CM1 and CM2 formed to penetrate through the substrate 200, respectively.

10 [0252] Thus, the semiconductor memory device 100 according to an example embodiment may reduce resistance values of the wordlines WL1, WL2, AWL1, and AWL2 connected to each memory cell (for example, MC1 or MC2) of the memory cell array 110D.

5 [0253] As a result, the semiconductor memory device 100 may increase the power efficiency of an operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110D.

**[0254]** In addition, the semiconductor memory device 100 may enhance the accuracy of the operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110D.

**[0255]** FIG. 8A is a plan view illustrating a first surface of a substrate, on which a plurality of metal lines are disposed, according to an example embodiment, FIG. 8B is a bottom view illustrating a second surface of the substrate of FIG. 8A on which a first additional wordline and a first source line are disposed, and FIG. 8C is a cross-sectional view of the substrate of FIGS. 8A and 8B, taken along line F-F'.

**[0256]** Referring to FIG. 8A to FIG. 8C, a memory cell array 110E according to an example embodiment includes a first source line SL1 and a first additional wordline AWL1 disposed on a second surface 202 of a substrate 200.

**[0257]** The memory cell array 110E illustrated in FIG. 8A to FIG. 8C may be understood as an example of the memory cell array 110 illustrated in FIG. 1.

**[0258]** Referring to FIG. 8A, a first bitline BL1, a second bitline BL2, a first wordline WL1, and a second wordline WL2 may be formed on a first surface 201 of the substrate 200.

**[0259]** A first source-drain electrode SD1 to a third source-drain electrode SD3 may be formed to extend inwardly of the substrate 200 from the first surface 201 of the substrate 200. For example, the first source-drain electrode SD1 to a third source-drain electrode SD3 may be formed inside the substrate 200.

**[0260]** Referring to FIG. 8B, a first additional wordline AWL1 and a first source line SL1 according to an example embodiment may be disposed on the second surface 202 of the substrate 200.

**[0261]** For example, the first additional wordline AWL1 may be formed to extend in a second direction (for example, a positive Y-direction), perpendicular to a first direction (for example, a positive X-direction), on the second surface 202.

[0262] For example, the first source line SL1 may be

30

formed to extend in the first direction (for example, the positive X-direction) on the second surface 202. The first source line SL1 may be formed to have a first width W1. The first width W1 may be in the second direction.

[0263] According to an example embodiment, the first source line SL1 is formed to overlap at least a portion of the first bitline BL1 and the second bitline BL2 when viewed from a third direction (a positive Z-direction), perpendicular to the first direction (the positive X-direction) and the second direction (the positive Y-direction). [0264] Referring to FIG. 8C, a memory cell array 110E may include a first back contact BC1 and a second back contact BC2, each formed to extend inwardly of the substrate 200 from the second surface 202. For example, the first back contact BC1 and a second back contact BC2 may extend inside the substrate 200. The first back contact BC1 and the second back contact BC2 may be a conductor or include a conductive material.

[0265] For example, the memory cell array 110E may include a first back contact BC1 formed to extend inwardly of the substate 200 from the second surface 202. [0266] In addition, the memory cell array 110E may include a first additional back contact BC1' connected to the first back contact BC1 on the second surface 202 to be disposed on the second surface 202. The first additional back contact BC1' may be a conductor or include a conductive material.

**[0267]** In addition, the memory cell array 110E may include a second back contact BC2 formed to extend inwardly of the substrate 200.

**[0268]** Referring to FIG. 2 and FIG. 8C, the first source-drain electrode SD1, the first gate electrode G1, and the second source-drain electrode SD2 may constitute a first cell transistor CT1.

**[0269]** A first gate electrode G1 of the first cell transistor CT1 may be connected to the first wordline WL1 and the first additional wordline AWL1.

**[0270]** For example, the first gate electrode G1 may be connected to the first wordline WL1 disposed on the first surface 201 of the substrate 200.

[0271] In addition, the first gate electrode G1 may be connected to the first additional wordline AWL1 disposed on the second surface 202 of the substrate 200. The first additional wordline AWL1 may be connected to the first gate electrode G1 through a second back contact BC2.

[0272] Referring to FIG. 1 and FIG. 8C, the second

source-drain electrode SD2, the second gate electrode G2, and the third source-drain electrode SD3 may constitute a second cell transistor CT2.

**[0273]** The second source-drain electrode SD2 may be connected to the first source line SL1 through the first back contact BC1 and the first additional back contact BC1'

**[0274]** Referring to the above-described configurations, the first memory cell MC1 according to an example embodiment may be connected to wordlines having a large area.

[0275] For example, the first memory cell MC1 may be

connected to wordlines WL1 and AWL1 having a relatively large area compared to the case in which it is connected to only the first wordline WL1 disposed on the first surface 201.

**[0276]** For example, the semiconductor memory device 100 may increase an area of a wordline connected to the first memory cell MC1 through the first additional wordline AWL1 disposed on the second surface 202.

**[0277]** Thus, the semiconductor memory device 100 according to an example embodiment may reduce resistance values of the wordlines WL1 and AWL1 connected to each memory cell (for example, MC1) of the memory cell array 110E.

**[0278]** In addition, referring to the above-described configurations, the first source line SL1 according to an example embodiment may have a relatively large width (or area) compared to the case in which the first memory cell MC1, the first wordline WL1, the first bitline BL1, and the first source line SL1 are formed together on the first surface 201.

**[0279]** Accordingly, the semiconductor memory device 100 may reduce the resistance value of the first source line SL1.

**[0280]** As a result, the semiconductor memory device 100 may increase the power efficiency of an operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110E.

**[0281]** In addition, the semiconductor memory device 100 may enhance the accuracy of the operation of reading data from each memory cell (for example, MC1 or MC2) of the memory cell array 110E.

**[0282]** FIG. 9 is a circuit diagram illustrating a configuration in which a control logic circuit according to an example embodiment reads data, stored in a memory cell array, using a sense amplifier.

**[0283]** Referring to FIG. 9, a semiconductor memory device 100A according to an example embodiment includes a control logic circuit 150, a sense amplifier 123, a memory cell array 110, and a reference cell array 910.

40 [0284] The semiconductor memory device 100A illustrated in FIG. 9 may be understood as an example of the semiconductor memory device 100 illustrated in FIG. 1. Therefore, the same or substantially the same components are represented by the same reference numerals, and redundant descriptions thereof will be omitted.

**[0285]** According to an example embodiment, the semiconductor memory device 100A includes a sense amplifier 123 connected to the memory cell array 110 and the reference cell array 910.

**[0286]** For example, the sense amplifier 123 may apply current to the memory cell array 110 and the reference cell array 910 under the control of the control logic circuit 150.

[0287] According to an example embodiment, the control logic circuit 150 applies read current to at least a portion of memory cells included in the reference cell array 910 and the memory cell array 110 using the sense amplifier 123.

**[0288]** For example, the control logic circuit 150 may apply read current to at least a portion of memory cells MC1 to MCn included in the memory cell array 110 through a plurality of bitlines BLs.

**[0289]** The control logic circuit 150 may apply a read current to a reference cell, included in the reference cell array 910, through a reference bitline BLref. For example, the read current applied to the reference cell array 910 may be referred to as reference current.

**[0290]** The reference cell array 910 may be understood to include a single reference cell, but example embodiments are not limited thereto. The reference cell array 910 may also be understood to include at least two reference cells.

[0291] Furthermore, the control logic circuit 150 may compare current, output from the reference cell array 910, with current output from the memory cell array 110. [0292] For example, the control logic circuit 150 may identify current output from the memory cell array 110 through the plurality of source lines SLs. In addition, the control logic circuit 150 may identify the current output from the reference cell array 910 through a reference source line SLref.

**[0293]** Accordingly, the control logic circuit 150 may compare the current, output through the plurality of source lines SLs, with the current output through the reference source line SLref.

**[0294]** The control logic circuit 150 may read data stored in at least a portion of the memory cells MC1 to MCn included in the memory cell array 110, based on a result of the comparison.

**[0295]** Referring to FIGS. 2 and 9, the semiconductor memory device 100A may increase areas of the source line SL1 and the bitline BL1 through the first source line SL1 and the first bitline BL1 disposed on different surfaces of the substrate 200.

**[0296]** For example, in the semiconductor memory device 100A, source lines connected to each of the memory cells MC1 to MCn may be disposed on the second surface 202 of the substrate 200.

**[0297]** Thus, the semiconductor memory device 100A according to an example embodiment may increase areas of source lines and/or bitlines connected to each of the memory cells MC1 to MCn.

**[0298]** In addition, the semiconductor memory device 100A may reduce resistance values of the source lines and/or bitlines connected to each of the memory cells MC1 to MCn.

**[0299]** Accordingly, the semiconductor memory device 100A may reduce an impact of the resistance values of the source lines and/or the bitlines on applying read current to each of the memory cells MC1 to MCn, included in the memory cell array 110, and identifying output current.

**[0300]** As a result, the semiconductor memory device 100A may reduce mismatch occurring based on relative locations of the sense amplifier 123 and each of the memory cells MC1 to MCn in the memory cell array 110.

**[0301]** In addition, the semiconductor memory device 100A according to an example embodiment may enhance the accuracy of an operation of reading data stored in the memory cell array 110.

[0302] As described above, the semiconductor memory device 100 according to an example embodiment includes a first memory cell MC1 and a first bitline BL1 disposed on the first surface 201 of the substrate 200.

**[0303]** In addition, the semiconductor memory device 100 may include a first source line SL1 disposed on the second surface 202, parallel to the first surface 201 of the substrate 200, to be connected to the first cell transistor CT1.

**[0304]** The first source line SL1 may have a relatively large area (or width) compared to the case in which it is formed together with the first memory cell MC1, the first wordline WL1, and the first bitline BL1 on the first surface 201.

**[0305]** Thus, the semiconductor memory device 100 according to an example embodiment may significantly reduce a resistance value of the first source line SL1.

**[0306]** Due to the above-described configurations, the semiconductor memory device 100 according to an example embodiment may increase the power efficiency of an operation of reading data stored in the first memory cell MC1.

[0307] For example, the semiconductor memory device 100 may increase a read margin for the first memory cell MC1.

[0308] In addition, the first memory cell MC1 according to an example embodiment may have a relatively small area compared to the case in which the first bitline BL1 and the first source line SL1 are formed together on the first surface 201.

[0309] Thus, the semiconductor memory device 100 according to an example embodiment may significantly reduce a size of the first memory cell MC1 or the memory cell array 110.

**[0310]** According to an embodiment, the semiconductor memory device 100 may reduce resistance values of metal lines connected to the first memory cell MC1 through the first source line SL1 disposed on the second surface 202.

[0311] Accordingly, the semiconductor memory device 100A may reduce an impact of the resistance values of the source lines and/or the bitlines on applying read current to each of the memory cells MC1 to MCn, included in the memory cell array 110, and identifying output current.

50 [0312] As a result, the semiconductor memory device 100A may reduce mismatch occurring based on relative locations of the sense amplifier 123 and each of the memory cells MC1 to MCn in the memory cell array 110.
103421 As a set forth above a semiconductor memory.

**[0313]** As set forth above, a semiconductor memory device according to an example embodiment includes a source line formed on one surface, which is not adjacent to a memory cell, of a substrate. As a result, the semiconductor memory device may significantly reduce the

10

15

20

25

40

45

50

55

resistance of metal lines and an effect caused by the resistance of the metal lines.

[0314] Embodiments are set out in the following clauses:

Clause 1. A semiconductor memory device comprising:

a memory cell array comprising a plurality of memory cells, each comprising a variable resistor element and a cell transistor;

a first bitline and a first source line connected to a first memory cell, among the plurality of memory cells; and

a substrate connected between the first memory cell and the first source line, the substrate having a first surface adjacent a first cell transistor and a second surface opposing the first surface, wherein the first bitline is connected to the first cell transistor through a first variable resistor element of the first memory cell, and

wherein the first source line is disposed on the second surface of the substrate and is connected to the first cell transistor.

Clause 2. The semiconductor memory device of clause 1, further comprising:

a first back contact that penetrates through at least a portion of an interior of the substrate from the second surface,

wherein the first source line is connected to the first cell transistor through the first back contact.

Clause 3. The semiconductor memory device of clause 1 or 2, comprising:

a first front contact connected to the first cell transistor on the first surface of the substrate, wherein the first bitline is connected to the first cell transistor through the first variable resistor element and the first front contact.

Clause 4. The semiconductor memory device of any one of clauses 1 to 3, wherein the first variable resistor element comprises:

a first magnetic layer, a second magnetic layer, and a tunnel layer disposed between the first magnetic layer and the second magnetic layer, wherein the first variable resistor element has different resistance values depending on a magnetization direction of the first magnetic layer and a magnetization direction of the second magnetic layer, which are formed depending on current applied through the first bitline.

Clause 5. The semiconductor memory device of any

one of clauses 1 to 4, wherein the first variable resistor element comprises:

a first metal layer, a second metal layer, and an insulating layer disposed between the first metal layer and the second metal layer, and wherein the first variable resistor element has different resistance values depending on a magnitude of a magnetic field formed in the insulat-

ing layer through the first metal layer and the second metal layer.

#### **Claims**

1. A semiconductor memory device (100) comprising:

a first memory cell (MC1) comprising a first variable resistor element (VR1) and a first cell transistor (CT1) connected to the first variable resistor element (VR1) through a first source-drain electrode (SD1);

a substrate (200) comprising a first surface (201) connected to a second source-drain electrode (SD2) of the first cell transistor (CT1) and a second surface (202) opposing the first surface (201);

a first bitline (BL1) connected to the first sourcedrain electrode (SD1) of the first cell transistor (CT1) through the first variable resistor element (VR1); and

a first source line (SL1) having a first width (W1), arranged on the second surface (202) of the substrate (200) and connected to the second source-drain electrode (SD2).

2. The semiconductor memory device (100) of claim 1, comprising:

a first back contact (BC1) located inside the substrate (200) and extending from the second surface (202),

wherein the first source line (SL1) is connected to the second source-drain electrode (SD2) through the first back contact (BC1).

**3.** The semiconductor memory device (100) of claim 1 or 2, comprising:

a first front contact (FC1) connected to the first source-drain electrode (SD1) on the first surface (201) of the substrate (200); and

a first metal line (ML1) stacked on the first front contact (FC1),

wherein the first bitline (BL1) is connected to the first source-drain electrode (SD1) through the first variable resistor element (VR1), the first front contact (FC1), and the first metal line

10

15

20

35

40

45

50

55

(MI,1).

**4.** The semiconductor memory device (100) of any one of claims 1 to 3, wherein the first variable resistor element (VR1, 310) comprises:

a first magnetic layer (311), a second magnetic layer (312), and a tunnel layer (313) disposed between the first magnetic layer (311) and the second magnetic layer (312), and wherein the first variable resistor element (VR1, 310) has different resistance values depending on a magnetization direction of the first magnetic layer (311) and a magnetization direction of the second magnetic layer (312), which are formed depending on current applied through the first bitline (BL1).

- 5. The semiconductor memory device (100) of any one of claims 1 to 4, further comprising: a first wordline (WL1) connected to a first gate electrode (G1) of the first cell transistor (CT1) on the first surface (201) of the substrate (200).
- **6.** The semiconductor memory device (100) of any one of claims 1 to 5, further comprising:

a first additional wordline (AWL1) disposed on the second surface (202) of the substrate (200), wherein the first additional wordline (AWL1) is connected to the first gate electrode.

7. The semiconductor memory device (100) of any one of claims 1 to 6, further comprising:

a second memory cell (MC2) disposed adjacent to the first memory cell (MC1) and comprising a second variable resistor element (VR2) and a second cell transistor (CT2); and a second bitline (BL2) connected to a third source-drain electrode (SD3) of the second cell transistor (CT2) through the second variable resistor element (VR2), wherein the second cell transistor (CT2) is connected to the first source line (SL1), disposed on the second surface (202) of the substrate (200), through the substrate (200).

**8.** The semiconductor memory device (100) of any one of claims 1 to 7, further comprising:

a reference cell (910) connected between a reference bitline (BLref) and a reference source line (SLref); and a control logic circuit (150) connected to the first memory cell (MC1) and the reference cell (910), wherein the control logic circuit (150) is configured to:

apply read current through the first bitline (BL1), the first source line (SL1), the reference bitline (BLref), and the reference source line (SLref); and identify data stored in the first memory cell (MC1) based on a difference between a resistance formed in the first variable resistor element (VR1) of the first memory cell (MC1) and a resistance formed in the reference cell (910), depending on the read current.

**9.** The semiconductor memory device (100) of any one of claims 1 to 8, wherein the first variable resistor element (VR1, 320) comprises:

a first metal layer (321), a second metal layer (322), and an insulating layer (323) disposed between the first metal layer (321) and the second metal layer (322), and wherein the first variable resistor element (VR1, 320) has different resistance values depending on a magnitude of a magnetic field (E) formed in the insulating layer (323) through the first metal layer (321) and the second metal layer (322).

**10.** The semiconductor memory device (100) of any one of claims 1 to 9, further comprising:

a second source line (SL2) disposed on the first surface (201) to have a second width (W2), smaller than the first width (W1), wherein the first source line (SL1) is electrically connected to the second source line (SL2) through a connecting member (CM) that penetrates through the substrate (200).

**11.** The semiconductor memory device (100) of any one of claims 1 to 10, further comprising:

a second front contact (FC2) connected to the third source-drain electrode (SD3) on the first surface (201) of the substrate (200); and a second metal line (MI,2) stacked on the second front contact (FC2), wherein the second bitline (BL2) is connected to the third source-drain electrode (SD3) through the second variable resistor element (VR2), the second front contact (FC2), and the second metal line (ML2).

**12.** The semiconductor memory device (100) of any one of claims 1 to 11, further comprising:

a second wordline (WL2) connected to a second gate electrode (G2) of the second cell transistor (CT2) on the first surface (201) of the substrate (200).

13. The semiconductor memory device (100) of any one of claims 1 to 12, further comprising:

> a first connecting member (CM1) that penetrates through the substrate (200); and a first metal member (MM1) connected with the first connecting member (CM1) on the first surface (201) of the substrate (200), and connected with first wordline (WL1), wherein the first additional wordline (AWL1) is connected to the first gate electrode (G1) through the first connecting member (CM1), the first metal member (MM1), and the first wordline (WL1).

15

14. The semiconductor memory device (100) of any one of claims 1 to 13, further comprising:

> a second addition wordline (AWL2) disposed on the second surface (202) of the substrate (200); a second connecting member (CM2) that penetrates through the substrate (200); and a second metal member (MM2) connected with the second connecting member (CM2) on the first surface (201) of the substrate (200), and connected with second wordline (WL2), wherein the second additional wordline (AWL2) is connected to the second gate electrode (G2) through the second connecting member (CM2), the second metal member (MM2), and the second wordline (WL2).

20

15. The semiconductor memory device (100) of any one of claims 1 to 14, further comprising:

35

a first additional back contact (BC1') disposed on the second surface (202) of the substrate (200), and connected to the first back contact (BC1),


wherein the second source-drain electrode (SD2) is connected with the first source line (SL1) through the first back contact (BC1) and the first additional back contact (BCF).

45


50

【FIG. 1】

<u>100</u>




## [FIG. 2]




【FIG. 3A】

# MC1a




[FIG. 3B]

# MC1b




[FIG. 4A]




【FIG. 4B】






【FIG. 4C】




# 【FIG. 5A】




【FIG. 5B】

<u>110B</u>









【FIG. 6A】

<u>110C</u>




【FIG. 6B】






【FIG. 6C】




### 【FIG. 7A】




【FIG. 7B】






# 【FIG. 7C】




# 【FIG. 7D】




【FIG. 8A】


<u>110E</u>




[FIG. 8B]

## <u>110E</u>






[FIG. 8C]



[FIG. 9]





### **EUROPEAN SEARCH REPORT**

**Application Number** 

EP 25 15 0137

5							
		<b>DOCUMENTS CONSID</b>	ERED TO B	E RELEVANT			
10	Category	Citation of document with i of relevant pass		appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)	
	X A	US 2020/043980 A1 6 February 2020 (20 * paragraph [0003]	)20-02-06)		1-5,7-9, 11,12 6,10,	INV. H10B61/00 H10B63/00	
15	A	figures 4,8 * US 2010/181547 A1	 (KURODA HID	EAKI [JP])	13-15		
		22 July 2010 (2010	07-22)				
20	A	US 2019/386062 A1 19 December 2019 (2		us])	1-15		
25							
20						TECHNICAL FIELDS	
30						SEARCHED (IPC)	
35							
40							
45							
50		The present search report has	been drawn up fo	r all claims	-		
2		Place of search	Date of	completion of the search		Examiner	
4C01)		Munich	24	April 2025	Kos	kinen, Timo	
55 55 65 65 65 65 65 65 65 65 65 65 65 6	CATEGORY OF CITED DOCUMENT  X : particularly relevant if taken alone Y : particularly relevant if combined with and document of the same category A : technological background			T: theory or principle E: earlier patent doc after the filing dat D: document cited in L: document cited for	cument, but publice not the application or other reasons	ublished on, or ion ons	
EP CH	O : noi P : inte	n-written disclosure ermediate document		& : member of the sa document	r, corresponding		

### EP 4 586 759 A1

### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 25 15 0137

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

24-04-2025

1	0	

Patent document cited in search report	Publication date		Patent family member(s)	Publication date	
US 2020043980 A	1 06-02-2020	CN	107646143	A	30-01-2018
		EP	3304556	A1	11-04-2018
		KR	20180015123	A	12-02-2018
		TW	201711037	A	16-03-2017
		US	2018286916	A1	04-10-2018
		US	2020043980	A1	06-02-2020
		WO	2016195664	A1	08-12-2016
US 2010181547 A	1 22-07-2010	CN	101794792	A	04-08-2010
		JP	5487625	в2	07-05-2014
		JP	2010171166	A	05-08-2010
		US	2010181547	A1	22-07-2010
		US	2012231620	A1	13-09-2012
US 2019386062 A	1 19-12-2019	CN	109983594	A	05-07-2019
		$\mathbf{EP}$	3563433	A1	06-11-2019
		KR	20190092390	A	07-08-2019
		US	2019386062	A1	19-12-2019
		WO	2018125038	A1	05-07-2018

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82